

(19)



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) EP 1 006 664 A2

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
07.06.2000 Bulletin 2000/23

(51) Int. Cl.<sup>7</sup>: H03M 1/68  
// H03M1/80

(21) Application number: 99123840.3

(22) Date of filing: 01.12.1999

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE  
Designated Extension States:  
AL LT LV MK RO SI

(30) Priority: 03.12.1998 JP 34473298  
23.03.1999 JP 7784699

(71) Applicant:  
SEL SEMICONDUCTOR ENERGY LABORATORY  
CO., LTD.  
Atsugi-shi, Kanagawa-ken 243-0036 (JP)

(72) Inventors:  
• Azami, Munehiro  
Atsugi-shi, Kanagawa-ken 243-0036 (JP)  
• Osame, Mitsuaki  
Atsugi-shi, Kanagawa-ken 243-0036 (JP)  
• Shionoiri, Yutaka  
Atsugi-shi, Kanagawa-ken 243-0036 (JP)  
• Nagao, Shou  
Atsugi-shi, Kanagawa-ken 243-0036 (JP)

(74) Representative:  
Grünecker, Kinkeldey,  
Stockmair & Schwanhäusser  
Anwaltssozietät  
Maximilianstrasse 58  
80538 München (DE)

### (54) Digital analog converter and electronic device using the same

(57) The present invention relates to a D/A converter circuit which is capable of independently controlling the output voltage amplitude  $V_{OUT}$  and the reference voltage. The D/A converter circuit converts "n" bit digital data ("n": natural number) to analog signals, wherein the respective bits of said "n" bit digital

data control a switch, control charge and discharge of electric charges in the capacitance connected to said switch, and output analog signals with the offset potential used as a reference potential.




Fig. 1

EP 1 006 664 A2

## Description

## Background of the invention

## 5 (Field of the invention)

[0001] The present invention relates to a D/A converter (digital/analog converter) circuit (DAC), and in particular, to a DAC used for a driver circuit of an active matrix type semiconductor device. Further, the invention relates to an active matrix type semiconductor display device using the DAC.

10

## (Related Art)

[0002] Recently, technologies for producing semiconductor devices having semiconductor thin films formed on inexpensive glass substrates, for example, thin film transistors (TFT) have been rapidly developed. The reason is an increased demand in active matrix type liquid crystal display devices.

15

[0003] The active matrix type liquid crystal display device is such that pixel TFTs are arrayed on pixel regions consisting of several ten thousands to several millions of pixels disposed like matrices, and electric charges taken in and taken out of pixel electrodes connected to the respective pixel TFTs are controlled by a switching feature of the pixel TFTs.

20

[0004] Further, active matrix type liquid crystal display devices of a digital drive system, which are capable of high rate drive, have been recognized in line with high minuteness and high image accuracy of the display devices.

25

[0005] A digital analog converter circuit (DAC) which converts digital video data, which are inputted from the peripheries, to analog signals (gradation voltages) is required for the active matrix type liquid crystal display devices of a digital drive system. There are various types of digital analog converter circuits. However, herein, an example of DAC, which is used for the active matrix type liquid crystal display devices, is illustrated.

30

[0006] Now, referring to FIG. 25, the drawing shows an example of a prior art DAC. The prior art DAC illustrated in FIG. 25 has "n" switches ( $SW_0$  through  $SW_{n-1}$ ) which are controlled by respective bits of "n" bit digital data ( $D_0$  through  $D_{n-1}$ ), capacitances ( $C, 2C, \dots, 2^{n-1}C$ ) connected to the respective switches ( $SW_0$  through  $SW_{n-1}$ ), and a reset switch (Res). Also, a power source  $V_H$  and a power source  $V_L$  are connected to the prior art DAC. Further, a capacitance  $C_L$  is a load capacitance of a signal line connected to an output  $V_{out}$ . In addition, the ground power source is indicated by  $V_G$ . However, the  $V_G$  may be any optional constant power source.

35

[0007] The switches ( $SW_0$  through  $SW_{n-1}$ ) are, respectively, connected to the power source  $V_L$  when the bits corresponding to the inputted digital data ( $D_0$  through  $D_{n-1}$ ) are 0 (Lo), and to the power source  $V_H$  when the corresponding bits are 1 (Hi).

40

[0008] A description is given of the prior art DAC sequentially. Actions of the prior art DAC are classified into a reset period ( $T_R$ ) and a data input period ( $T_B$ ) for description.

[0009] First, in the reset period  $T_R$ , the reset switch Res is closed, all the bits ( $D_0$  through  $D_{n-1}$ ) of the digital data are 0 ( $L_0$ ), and all the switches ( $SW_0$  through  $SW_{n-1}$ ) are connected to the power source  $V_L$ . FIG. 26(A) shows an equivalent circuit of the prior art DAC in this state.

45

[0010] After the termination of the reset period  $T_R$ , since all the bits of the digital data ( $D_0$  through  $D_{n-1}$ ) are 0 ( $L_0$ ), the initial value (default)  $Q_L$  of electric charge accumulated in the load capacitance  $C_L$  shown in FIG. 26(A) becomes as in the following expression (19).

$$Q_L^0 = C_L \cdot (V_L - V_G) \quad (19)$$

50

[0011] After the reset period  $T_R$  is terminated, a data writing period  $T_E$  starts, and the digital data ( $D_0$  through  $D_{n-1}$ ) having optional bit information controls the switches ( $SW_0$  through  $SW_{n-1}$ ). And, an electric charge is charged and discharged in compliance with the respective bit information, whereby a steady state arises thereafter. FIG. 26(B) shows the equivalent circuit at this time. The electric charges  $Q_0, Q_1$ , and  $Q_L$  accumulated in synthesized capacitances  $C_0, C_1$ , and  $C_L$  become as in the following expressions (20a) through (20c).

55

$$Q_0 = C_0 \cdot (V_L - V_{out}) \quad \dots (20a)$$

$$Q_1 = C_1 \cdot (V_H - V_{out}) \quad \dots (20b)$$

$$Q_L = C_L \cdot (V_{out} - V_G) \quad \dots (20c)$$

[0012] Herein, since the following expressions (21a) and (21b) are established,

$$c_0 = c \cdot (\bar{D}_0 + 2\bar{D}_1 + 4\bar{D}_2 + \dots + 2^{n-1}\bar{D}_{n-1}) \quad \dots(21a)$$

$$c_1 = c \cdot (\bar{D}_0 + 2\bar{D}_1 + 4\bar{D}_2 + \dots + 2^{n-1}\bar{D}_{n-1}) \quad \dots(21b)$$

the following expression (23) can be established by the preservation law of electric charge at the  $V_{OUT}$ .

$$Q_L^0 = Q_L - Q_0 - Q_1 \quad (23)$$

the output  $V_{OUT}$  becomes as in the following expression (24).

$$V_{out} = V_L + \frac{c_1 \cdot \alpha \cdot (V_H - V_L)}{(2^n - 1) \cdot c} \quad (24)$$

[0013] However,  $\alpha$  is the ratio (in this specification, called a "voltage compression ratio") of the maximum voltage amplitude of the output  $V_{OUT}$  to a voltage amplitude ( $V_H - V_L$ ), wherein the  $\alpha$  is expressed as follows;

$$\alpha = \frac{1}{1 + \frac{1}{2^n - 1} \cdot \frac{c_L}{c}} \quad \dots(25)$$

[0014] As shown in FIG. 26(C), the output  $V_{OUT}$  is in a linear relationship with respect to addresses (0 to  $2^{n-1}$ ). But since the output  $V_{OUT}$  depends on a difference between  $V_H$  and  $V_L$  according to the expression (24), and changes in a linear form with respect to the addresses of digital data with the  $V_L$  used as the reference potential, it is not possible to independently control the voltage amplitude and reference potential of the output  $V_{OUT}$ .

[0015] Next, FIG. 27 shows another example of prior art DACs. The prior art DAC illustrated in FIG. 27 has "n" switches ( $SW_0$  through  $SW_{n-1}$ ) which are controlled by respective bits of "n" bit digital data ( $D_0$  through  $D_{n-1}$ ), capacitances ( $C, 2C, \dots, 2^{n-1}C, C, 2C, \dots, 2^{n-1}C$ ) connected to the respective switches ( $SW_0$  through  $SW_{n-1}$ ), two reset switches (Res1 and Res2), and a coupling capacitance. Also, a power source  $V_H$  and a power source  $V_L$  are connected to the prior art DAC.

[0016] Also, FIG. 28 shows still another example of prior art DACs. The prior art DAC illustrated in FIG. 28 has "n" switches ( $SW_0$  through  $SW_{n-1}$ ) which are controlled by respective bits of "n" bit digital data ( $D_0$  through  $D_{n-1}$ ), capacitances ( $C, 2C, \dots, 2^{n-1}C, C, 2C, \dots, 2^{n-1}C$ ) connected to the respective switches ( $SW_0$  through  $SW_{n-1}$ ), and two reset switches (Res1 and Res2). Also, the prior art DAC shown in FIG. 28 is different from the prior art DAC shown in FIG. 27 in that a capacitance  $C$  is connected to the lower bit side circuit, and the coupling capacitance which connects a circuit corresponding to the lower bit to a circuit corresponding to the upper bit is different from that shown in FIG. 27.

[0017] In either the prior art DAC shown in FIG. 27 or the prior art DAC shown in FIG. 28, the switches ( $SW_0$  through  $SW_{n-1}$ ) are, respectively, designed so as to be connected to the power source  $V_L$  when inputted digital data ( $D_0$  through  $D_{n-1}$ ) are 0 (Lo), and to the power source  $V_H$  when the inputted digital data are 1 (Hi).

[0018] The output  $V_{OUT}$  of the prior art DAC shown in FIG. 27 becomes as in the following expression (26);

$$V_{out} = V_L + \frac{c_1}{(2^n - 1) \cdot c} \cdot \alpha_A \cdot (V_H - V_L) \quad (26)$$

[0019] Further, the output  $V_{OUT}$  of the prior art DAC shown in FIG. 28 becomes as in the following expression (27);

$$V_{out} = V_L + \frac{c_1}{2^n \cdot c} \cdot \alpha_B \cdot (V_H - V_L) \quad (27)$$

[0020] Herein, C1 is the same as that in the above expression (21b), and the following expressions are established, wherein  $\alpha_A$  and  $\alpha_B$  are voltage compression ratios.

$$\alpha_A = \frac{1}{1 + \frac{2^n}{2^n - 1} \cdot \frac{C_L}{C}} \quad \dots(28a)$$

$$\alpha_B = \frac{1}{1 + \frac{2^m}{2^n} \cdot \frac{C_L}{C}} \quad \dots(28b)$$

[0021] Also, in these prior art DACs, it is understood that the output  $V_{OUT}$  is in a linear relationship with respect to the addresses (0 through  $2^n - 1$ ) of digital data as in the prior art DAC shown in FIG. 17(C). But, since, by the expressions (26) and (27), the output  $V_{OUT}$  depends upon a difference between  $V_H$  and  $V_L$ , and changes in a linear form with respect to the addresses of digital data with the  $V_L$  used as the reference voltage, it is not possible to independently control the voltage amplitude and reference potential of the output  $V_{OUT}$ .

#### Summary of the invention

[0022] Therefore, the present invention was developed in view of the abovementioned problems and shortcomings. And, it is therefore an object of the invention to provide a DAC which is capable of independently controlling the voltage amplitude and reference potential of the output  $V_{OUT}$ . Hereinafter, a description is given of a DAC according to the invention.

[0023] The present invention relates to a digital analog converter circuit which converts "n" bit digital data (wherein "n" is a natural number) to analog signals, wherein the respective bits of the "n" bit digital data control switches and further controls charge and discharge of electric charges in capacitances connected to the switches, and the digital analog converter circuit outputs analog signals with offset voltages used as a reference voltage.

[0024] The invention relates to a digital analog converter circuit which converts "n" bit digital data (wherein "n" is a natural number) to analog signals, wherein the digital analog converter circuit has "n" switches and "n" capacitances corresponding to the respective bits of the "n" bit digital data, the "n" switches corresponding to the "n" bits control charge and discharge of electric charges in the capacitances connected to each of the "n" switches, and the digital analog converter circuit outputs analog signals with offset voltages used as a reference voltage.

[0025] A digital analog converter circuit according to the invention, the digital analog converter circuit converts "n" bit digital data to analog signals, comprises switches controlled by the respective bits of the lower "m" bits (wherein "n" and "m" are natural numbers, and  $m < n$ ) of "n" bit digital data, and switches controlled by the respective bits of the upper ("n"-m) bits of the "n" bit digital data; capacitances connected to each of the switches controlled by the respective bits of the lower "m" bits, wherein each of the capacitances is of  $2^{m-1}$  times the unit capacitance; capacitances connected to each of the switches controlled by the respective bits of the upper "n-m" bits, wherein each of the capacitances is of  $2^{n-m-1}$  times the unit capacitance; a coupling capacitance; and two reset switches; wherein two power sources and an offset power source are connected to the digital analog converter circuit; the switches select either one of the two power sources, the two reset switches control charge of electric charges into the capacitances; and the digital analog converter circuit output analog signals, with the potential of the offset power source used as the reference potential, from a common connection end of the upper ("n-m") bit capacitances of the "n" bit digital video data.

[0026] A digital analog converter circuit according to the invention comprises: a lower bit circuit portion controlled by the lower "m" bit (wherein "n" and "m" are natural numbers,  $m < n$ ) of data, wherein the lower bit circuit portion consists of switches controlled by the respective bits and capacitances connected to the switches, which has a capacitance being greater  $2^{m-1}$  times than the unit capacitance; an upper bit circuit portion controlled by the upper ("n"-m) bits of "n" bit digital data, wherein the upper bit circuit portion consists of switches controlled by the respective bits and capacitances connected to the switches, which has a capacitance being greater  $2^{n-m-1}$  times than the unit capacitance; a coupling capacitance consisting of the abovementioned unit capacitance for connecting the lower bit circuit portion to the upper bit circuit portion; and two reset switches; wherein two power sources and an offset power source are inputted therein; the two reset switches control charge of electric charges into the respective capacitances of the lower bit circuit portion and those of the upper bit circuit portion; the offset power source is inputted into the common connection end of the respective capacitances of the upper bit circuit portion; the respective switches of the lower bit circuit portion

selects either one of the two power sources from information of the respective bits, and controls charge and discharge of electric charge of the capacitances connected to the respective switches; the respective switches of the upper bit circuit portion selects either one of the two power sources from information of the respective bits, and controls charge and discharge of electric charge of the capacitances connected to the respective switches; and analog signals in which the potential of the offset power source is used as a reference potential are outputted from the common connection end of the upper bit circuit portion.

[0027] In a DAC according to the invention, the output  $V_{OUT}$  can determine its amplitude by a difference between  $V_H$  and  $V_L$ , and a change in a linear form with respect to the addresses of digital data while using the  $V_L$  as the reference potential. That is, it is possible to independently control the voltage amplitude and reference potential of the output  $V_{OUT}$ . Therefore, if the difference between  $V_H$  and  $V_L$  is constant, the same output  $V_{OUT}$  can be obtained even though both  $V_H$  and  $V_L$  are made small. Accordingly, it is possible to suppress the power source voltage to a lower value, whereby  $\alpha$  can be made small, that is, the capacitance  $C$  can be made small, and the layout region of the capacitance portion can be decreased.

Brief description of the drawings:

[0028]

FIG. 1 shows a DAC (digital analog converter circuit according to the invention,  
 FIGs.2(A)-2(C) show equivalent circuits to describe actions of a DAC according to the invention, and is a graph showing the output of the DAC according to the invention,  
 FIG. 3 shows an embodiment of a DAC according to the invention,  
 FIGs.4(A)-4(c) show equivalent circuits to describe actions of a DAC according to the invention and is a graph showing the output of the DAC according to the invention,  
 FIG. 5 shows an example of an active matrix type liquid crystal display device using a DAC according to the invention,  
 FIG. 6 shows an example of a selector circuit,  
 FIG. 7 is a timing chart of the selector circuit,  
 FIG. 8 shows another embodiment of a DAC according to the invention,  
 FIG. 9(A) and 9(B) show a level shifter circuit and an analog switch circuit,  
 FIGs. 10(A) and (B) show a digital video data dividing circuit,  
 FIG. 11 is a timing chart of the digital video data dividing circuit,  
 FIGs. 12(A)-12(E) show an example method for producing an active matrix type liquid crystal display device using a DAC according to the invention,  
 FIGs. 13(A)-13(C) show an example method for producing an active matrix type liquid crystal display device using a DAC according to the invention,  
 FIGs. 14(A)-14(C) show an example method for producing an active matrix type liquid crystal display device using a DAC according to the invention,  
 FIGs. 15(A)-15(C) show an example method for producing an active matrix type liquid crystal display device using a DAC according to the invention,  
 FIGs. 16(A)-16(E) show an example method for producing an active matrix type liquid crystal display device using a DAC according to the invention,  
 FIGs. 17(A)-17(D) show an example method for producing an active matrix type liquid crystal display device using a DAC according to the invention,  
 FIGs. 18(A) and 18(B) show an example method for producing an active matrix type liquid crystal display device using a DAC according to the invention,  
 FIGs. 19(A)-19(E) show an example of methods for producing an active matrix type liquid crystal display device using a DAC according to the invention,  
 FIGs. 20(A) and (B) show an example of methods for producing an active matrix type liquid crystal display device using a DAC according to the invention,  
 FIG. 21 shows an example of a TFT which constitutes an active matrix type liquid crystal display device using a DAC according to the invention,  
 FIG. 22 shows an example of a TFT which constitutes an active matrix type liquid crystal display device using a DAC according to the invention,  
 FIGs. 23(A) and 23(B) show projectors in which an active matrix type liquid crystal display device using a DAC according to the invention is incorporated,  
 FIGs. 24(A) to 24(E) show examples of electronic devices in which an active matrix type liquid crystal display device using a DAC according to the invention is incorporated,

FIG. 25 shows a prior art DAC,

FIGs. 26(A)-(C) show a prior art DAC,

FIG. 27 shows a prior art DAC,

FIG. 28 shows a prior art DAC,

FIG. 29 shows the output voltage with respect to digital video data according to a preferred embodiment of a DAC of the invention,

FIG. 30 is a graph showing TFT characteristics,

FIG. 31 is a display example of an active matrix type liquid crystal display device having a DAC according to the invention,

FIG. 32 is a display example of an active matrix type liquid crystal display device having a DAC according to the invention,

FIG. 33 is a graph showing the characteristics of application voltage-permeation ratio of a thresholdless anti-ferro-electric blended liquid crystal,

Figs. 34(A) to 34(D) show a manufacturing process in accordance with a preferred embodiment of the present invention,

Figs. 35(A) to 35(D) show a manufacturing process in accordance with a preferred embodiment of the present invention,

Figs. 36(A) to 36(D) show a manufacturing process in accordance with a preferred embodiment of the present invention,

Figs. 37(A) and 37(B) show a manufacturing process in accordance with a preferred embodiment of the present invention,

Fig. 38 shows a cross section of a liquid crystal device in accordance with the present invention,

Fig. 39 shows an optical characteristics of a liquid crystal material,

Figs. 40A is a top-view showing the structure of an active matrix EL display device, and Fig. 40B is a cross-sectional view showing thereof;

Figs. 41A is a top-view showing the structure of an active matrix EL display device, and Fig. 41B is a cross-sectional view showing thereof;

Fig. 42 is a view showing the structure of a pixel portion in an active matrix EL display device;

Fig. 43A is a top-view showing the structure of a pixel portion in an active matrix EL display device, and Fig. 43B is a circuit pattern thereof;

Fig. 44 is a view showing the structure of a pixel portion in an active matrix EL display device; and

Fig. 45A to 45C are circuit patterns of a pixel portion in an active matrix EL display device.

#### Description of preferred embodiments

**[0029]** Hereinafter, a description is given of a preferred embodiment of a DAC according to the invention. Further, the DAC according to the invention is not limited to the following embodiments.

**[0030]** FIG. 1 shows a circuit diagram of a DAC according to the invention. The DAC of the invention, shown in FIG. 1, is capable of handling digital data of "n" bits ( $D_0$  through  $D_{n-1}$ ). In addition, the  $D_0$  is regarded as LSB, and the  $D_{n-1}$  is regarded as MSB. Also, it is assumed that the "n" bit digital data are divided into lower "m" bits ( $D_0$  through  $D_{m-1}$ ) and upper "n-m" bits ( $D_m$  through  $D_{n-1}$ ).

**[0031]** As shown in FIG. 1, the DAC according to the invention has "n" switches ( $SW_0$  through  $SW_{n-1}$ ) which are controlled by respective bits of "n" bit digital data ( $D_0$  through  $D_{n-1}$ ), capacitances ( $C, 2C, \dots, 2^{m-1}C, C, 2C, \dots, 2^{n-m-1}C$ ) connected to the respective switches ( $SW_0$  through  $SW_{n-1}$ ), and two reset switch (Res1 and Res2). These capacitances are made into an integral number times the unit capacitance C. The DAC according to the invention has a capacitance C which connects a circuit portion corresponding to the lower "m" bits to a circuit portion corresponding to the upper "n-m" bits. As shown in FIG. 1, one end of the respective capacitances of the circuit portion corresponding to the lower "m" bits is made into a common connection end. Also, one end of the respective capacitances of the circuit portion corresponding to the upper "n-m" bits is made into a common connection end. Furthermore, the capacitance  $C_L$  is a load capacitance of a signal line connected to the output  $V_{OUT}$ . The ground voltage is set as  $V_G$ . However, the  $V_G$  may be any optional constant power source.

**[0032]** Power sources  $V_H, V_L$ , an offset power source  $V_B$  and a power source  $V_A$  are connected to the DAC according to the invention. Further, in cases where  $V_H > V_L$  and  $V_H < V_L$ , phase-reversed analog signals are outputted through the output  $V_{OUT}$ . Also, herein, the output is assumed to be normal phase where  $V_H > V_L$ , and the output is assumed to be a reversed phase where  $V_H < V_L$ .

**[0033]** The switches ( $SW_0$  through  $SW_{n-1}$ ) are, respectively, connected to the power source  $V_L$  when input digital data ( $D_0$  through  $D_{m-1}$ ) are 0 (Lo), and to the power source  $V_H$  when the input digital data are 1 (Hi). The reset switch Res1 controls charging of electric charges from the  $V_H$  into the capacitances ( $C, 2C, \dots, 2^{n-m-1}C$ ) corresponding to the

upper "n-m" bits, and the reset switch Res2 controls charging of electric charges from  $V_A$  into the capacitances ( $C, 2C, \dots, 2^{m-1}C$ ) corresponding to the lower "m" bit.

[0034] Further, by connecting one end of the reset switch Res2 to the power source  $V_L$ , no voltage may be supplied from the power source  $V_A$ .

[0035] Next, a description is given of actions of the DAC according to the invention sequentially. The actions of the DAC of the invention may be described with the actions divided into a reset period  $T_R$  and a data input period  $T_B$ .

[0036] First, the reset switches Res1 and Res2 are closed in the reset period  $T_R$ , wherein all the bits ( $D_0$  through  $D_{n-1}$ ) of digital data become 0 (Lo), and all the switches ( $SW_0$  through  $SW_{n-1}$ ) are connected to the power source  $V_L$ . In this state, an equivalent circuit of the DAC according to the invention, which is shown in FIG. 1, is shown in FIG. 2(A).

[0037] After the reset period  $T_R$  is terminated, the defaults (initial values)  $Q_0^0, Q_1^0, Q_2^0, Q_3^0, Q^0$ , and  $Q_L^0$  of electric charge accumulated in the respective synthesized capacitances shown in FIG. 2(A) become as in the following expressions (1a) through (1f).

$$Q_0^0 = (2^m - 1) \cdot c \cdot (V_L - V_A) \quad \dots(1a)$$

$$Q_1^0 = 0 \quad \dots(1b)$$

$$Q_2^0 = (2^{n-m} - 1) \cdot c \cdot (V_L - V_B) \quad \dots(1c)$$

$$Q_3^0 = 0 \quad \dots(1d)$$

$$Q^0 = c \cdot (V_A - V_B) \quad \dots(1e)$$

$$Q_L^0 = c_L \cdot (V_B - V_G) \quad \dots(1f)$$

[0038] After the reset period  $T_R$  is terminated, a data writing period  $T_E$  is commenced, wherein digital data ( $D_0$  through  $D_{n-1}$ ) having optional bit information control the switches ( $SW_0$  through  $SW_{n-1}$ ), and electric charge is charged and discharged in compliance with the respective bit information. Thereafter, a steady state arises. And, the electric charges  $Q_0, Q_1, Q_2, Q_3, Q$ , and  $Q_L$  accumulated in the synthesized capacitances  $C_0, C_1, C_2, C_3, C$  and  $C_L$  finally become as in the following expressions (2a) through (2f).

$$Q_0 = c_0 \cdot (V_L - V_m) \quad \dots(2a)$$

$$Q_1 = c_1 \cdot (V_H - V_m) \quad \dots(2b)$$

$$Q_2 = c_2 \cdot (V_L - V_{out}) \quad \dots(2c)$$

$$Q_3 = c_3 \cdot (V_H - V_{out}) \quad \dots(2d)$$

$$Q = c \cdot (V_m - V_{out}) \quad \dots(2e)$$

$$Q_L = c_L \cdot (V_{out} - V_G) \quad \dots(2f)$$

where

$$c_0 = c \cdot (\bar{D}_0 + 2\bar{D}_1 + 4\bar{D}_2 + \dots + 2^{m-1}\bar{D}_{m-1}) \quad \dots(3a)$$

$$c_1 = c \cdot (D_0 + 2D_1 + 4D_2 + \dots + 2^{m-1}D_{m-1}) \quad \dots(3b)$$

$$c_2 = c \cdot (\bar{D}_m + 2\bar{D}_{m+1} + 4\bar{D}_{m+2} + \dots + 2^{n-m-1}\bar{D}_{n-1}) \quad \dots(3c)$$

$$c_3 = c \cdot (D_m + 2D_{m+1} + 4D_{m+2} + \dots + 2^{n-m-1}D_{n-1}) \quad \dots(3d)$$

[0039] Herein, at points  $V_{OUT}$  and  $V_M$  in FIG. 2(B), the following expressions (4a) and (4b) are established by the preservation law of electric charge.

$$\begin{cases} -Q_0 - Q_1 + Q = -Q_0^0 - Q_1^0 + Q^0 & \dots(4a) \\ -Q_2 - Q_3 - Q + Q_L = -Q_2^0 - Q_3^0 - Q^0 + Q_L^0 & \dots(4b) \end{cases}$$

[0040] Herein, (1a) through (1f) and (2a) through (2f) are substituted for (4a) and (4b), and the  $V_{OUT}$  is worked out, whereby the following expression (5) is led.

$$V_{out} = V_B + \frac{\{c_0 + 2^m \cdot c_2 - (2^n - 1) \cdot c\} V_L + (c_1 + 2^m \cdot c_3) V_H}{(2^n - 1) \cdot c + 2^m \cdot c_L} \quad (5)$$

wherein, since the following expressions (6a) and (6b) are established,

$$c_0 + c_1 = c \cdot (1 + 2 + 4 + \dots + 2^{m-1}) = (2^m - 1) \cdot c \quad \dots(6a)$$

$$c_2 + c_3 = c \cdot (1 + 2 + 4 + \dots + 2^{n-m-1}) = (2^{n-m} - 1) \cdot c \quad \dots(6b)$$

the following expression can be obtained.

$$c_0 + c_1 + 2^m \cdot (c_2 + c_3) = (2^n - 1) \cdot c \quad (7)$$

[0041] Therefore, by substituting (6a), (6b) and (7) for the expression (5), the following expression can be obtained.

$$V_{out} = V_B + \frac{(c_1 + 2^m \cdot c_3)}{(2^n - 1) \cdot c} \cdot \alpha \cdot (V_H - V_L) \quad (8)$$

where  $\alpha$  becomes as in the expression (9) below; and  $\alpha$  is a voltage compression ratio.

$$\alpha = \frac{1}{1 + \frac{2^m}{2^n - 1} \cdot \frac{c_L}{c}} \quad \dots(9)$$

[0042] Accordingly, by the expression (8), it can be understood that the  $V_{OUT}$  does not depend on  $V_A$ . Based on the expression (8), FIG. 2(C) shows a graph in which the  $V_{OUT}$  is taken as the ordinate and addresses are taken as the abscissa. As shown in FIG. 2(C), it can be found that the output  $V_{OUT}$  is in a linear form with respect to the addresses (0 through  $2^n - 1$ ) of digital data. Further, the output  $V_{OUT}$  can determine its amplitude by a difference between  $V_H$  and  $V_L$ , and changes in a linear form with respect to the addresses of digital data as the offset power source  $V_B$  used as the reference potential. That is, it is possible to independently control the voltage amplitude of the output  $V_{OUT}$  and reference potential. On the basis thereof, if the difference between  $V_H$  and  $V_L$  is constant, the same output can be obtained even though both the  $V_H$  and  $V_L$  are made small, whereby it is possible to suppress the power source voltage to a low level. Thereby,  $\alpha$  can be made small, that is, the capacitance  $C$  can be made small. Accordingly, the layout region of the capacitance portion can be reduced.

[0043] Further, in the capacitances used in the construction of the present invention, errors which almost meet the abovementioned linear relationship can be permitted.



[0044] Hereinafter, a description is given of preferred embodiments of a DAC according to the invention. Detailed constructions of the DAC according to the invention are not limited to the following embodiments.

#### Embodiment 1

[0045] FIG. 3 shows a circuit diagram of an 8-bit DAC of the embodiment.

[0046] A DAC of the embodiment illustrated in FIG. 3 manages digital data consisting of eight bits ( $D_0$ (LSB) through  $D_7$ (MSB)). Also, the eight-bit digital data are divided into lower four bits ( $D_0$  through  $D_3$ ) and upper four bits ( $D_4$  through  $D_7$ ).

[0047] The DAC of the embodiment has, as shown in FIG. 3, eight switches ( $SW_0$  through  $SW_7$ ) controlled by the respective bits of the eight-bit digital data ( $D_0$  through  $D_7$ ), capacitances ( $C$ ,  $2C$ ,  $4C$ ,  $8C$ ,  $C$ ,  $2C$ ,  $4C$ , and  $8C$ ) connected to the respective switches ( $SW_0$  through  $SW_7$ ), and two reset switches (Res1 and Res2). Also, the DAC of the embodiment has a capacitance which connects a circuit portion corresponding the lower four bits to a circuit portion corresponding to the upper four bits.

[0048] Power sources  $V_H$  and  $V_L$ , and an offset power source  $V_B$  are connected to the DAC according to the embodiment.

[0049] The switches ( $SW_0$  through  $SW_7$ ) are connected to the power source  $V_L$  when the respective bits of input digital data ( $D_0$  through  $D_7$ ) are 0 (Lo) and to the power source  $V_H$  when the respective bits of the input digital data are 1 (Hi). This is the same as in the above description. The reset switch Res1 controls charging of electric charges from the  $V_B$  into the capacitances ( $C$ ,  $2C$ ,  $4C$  and  $8C$ ) corresponding to the upper four bits. Also, one end of the capacitances ( $C$ ,  $2C$ ,  $4C$  and  $8C$ ) corresponding to the lower four bits is connected to the reset switch Res2.

[0050] The eight-bit DAC according to the embodiment differs in construction from the DAC shown in FIG. 1 above. The point in which the DAC of the embodiment is different from that shown in FIG. 1 is in that one end of the reset switch Res2 is connected to the power source  $V_L$  and no voltage is supplied from the power source  $V_A$ . However, as described above, the output voltage  $V_{OUT}$  does not depend on  $V_A$ , whereby the DAC of the embodiment operates as in the DAC shown in FIG. 1 above.

[0051] Next, a description is given of the actions of the DAC according to the embodiment sequentially. The actions of the DAC according to the embodiment are described with actions divided into a reset period  $T_R$  and a data input period  $T_E$ .

[0052] First, the reset switches Res1 and Res2 are closed in the reset period  $T_R$ , all the bits of the digital video data ( $D_0$  through  $D_7$ ) become 0 (Lo), and all the switches ( $SW_0$  through  $SW_7$ ) are connected to the power source  $V_L$ . In this state, an equivalent circuit of the DAC according to the embodiment is the same as that shown in FIG. 4(A).

[0053] After the reset period  $T_R$  is terminated, defaults (initial values)  $Q_0$ ,  $Q_1$ ,  $Q_2$ ,  $Q_3$ ,  $Q_4$ ,  $Q_5$ ,  $Q_6$ , and  $Q_7$  of electric charges accumulated in the synthesized capacitances  $C_0$ ,  $C_1$ ,  $C_2$ ,  $C_3$ ,  $C_4$ ,  $C_5$ ,  $C_6$ , and  $C_7$ , which are shown in FIG. 4(A), finally become as in the following expressions (10a) through (10f);

$$Q_0'' = 0 \quad \dots(10a)$$

$$Q_1'' = 0 \quad \dots(10b)$$

$$Q_2'' = 15 \cdot C \cdot (V_L - V_B) \quad \dots(10c)$$

$$Q_3'' = 0 \quad \dots(10d)$$

$$Q_4'' = C \cdot (V_L - V_B) \quad \dots(10e)$$

$$Q_5'' = C_L \cdot (V_B - V_G) \quad \dots(10f)$$

wherein the following expressions can be satisfied:

$$Q_0 = c_0 \cdot (V_L - V_m) \quad \dots(11a)$$

$$Q_1 = c_1 \cdot (V_H - V_m) \quad \dots(11b)$$

$$Q_2 = c_2 \cdot (V_L - V_{out}) \quad \dots(11c)$$

$$Q_3 = c_3 \cdot (V_H - V_{out}) \quad \dots(11d)$$

$$Q = c \cdot (V_m - V_{out}) \quad \dots(11e)$$

$$Q_L = c_L \cdot (V_{out} - V_G) \quad \dots(11f)$$

**[0054]** After the reset period is terminated, digital date ( $D_0$  through  $D_7$ ) having optional bit information, are provided to the switches ( $SW_0$  through  $SW_7$ ), wherein an electric charge is charged or discharged in compliance with the respective bit information. Finally, the electric charges  $Q_0$ ,  $Q_1$ ,  $Q_2$ ,  $Q_3$ ,  $Q$ , and  $Q_L$  accumulated in the synthesized capacitances  $C_0$ ,  $C_1$ ,  $C_2$ ,  $C_3$ ,  $C$  and  $C_L$  become as in the above expressions (11a) through (11f).

**[0055]** Also, the following expressions are established:

$$c_0 = c \cdot (\bar{D}_0 + 2\bar{D}_1 + 4\bar{D}_2 + 8\bar{D}_3) \quad \dots(12a)$$

$$c_1 = c \cdot (D_0 + 2D_1 + 4D_2 + 8D_3) \quad \dots(12b)$$

$$c_2 = c \cdot (\bar{D}_4 + 2\bar{D}_5 + 4\bar{D}_6 + 8\bar{D}_7) \quad \dots(12c)$$

$$c_3 = c \cdot (D_4 + 2D_5 + 4D_6 + 8D_7) \quad \dots(12d)$$

**[0056]** Herein, as regards the point  $V_{OUT}$  and  $V_m$  in FIG. 4, the following expressions (13a) and (13b) can be established by the preservation law of electric charge;

$$\begin{cases} -Q_0 - Q_1 + Q = -Q_0^0 - Q_1^0 + Q^0 & \dots(13a) \\ -Q_2 - Q_3 - Q + Q_L = -Q_2^0 - Q_3^0 - Q^0 + Q_L^0 & \dots(13b) \end{cases}$$

**[0057]** Herein, if the output  $V_{OUT}$  is solved or worked out by substituting (10a) through (10f) and (12a) through (12f) for the (13a) and (13b), the output  $V_{OUT}$  becomes as in the following expression (14);

$$V_{out} = V_B + \frac{\{c_0 + 16 \cdot c_2 - 255 \cdot c\} V_L + (c_1 + 16 \cdot c_3) V_H}{255 \cdot c + 16 \cdot c_L} \quad (14)$$

**[0058]** That is, since the following expressions (15a) and (15b) are established;

$$c_0 + c_1 = c \cdot (1 + 2 + 4 + 8) = 15 \cdot c \quad \dots(15a)$$

$$c_2 + c_3 = c \cdot (1 + 2 + 4 + 8) = 15 \cdot c \quad \dots(15a)$$

the following expression can be obtained;

$$c_0 + c_1 + 16 \cdot (c_2 + c_3) = 255 \cdot c \quad (16)$$

Also, the following expression (17) can be established by substituting (15a), (15b) and (16) for the expression (14);

$$V_{out} = V_B + \frac{(C_1 + 16 \cdot C_3)}{255 \cdot C} \cdot \alpha \cdot (V_H - V_L) \quad (17)$$

where  $\alpha$  is as follows;

$$\alpha = \frac{1}{1 + \frac{16}{255} \cdot \frac{C_L}{C}} \quad \dots (18)$$

[0059] Therefore, it is understood by the expression (17) that the output  $V_{OUT}$  is in a linear form with respect to the addresses (0 through  $2s-1$ ) of digital data. In this embodiment, since eight-bit digital data are managed, 256 types of outputs  $V_{OUT}$  can be obtained. Herein, when changing the respective parameters in the expression (17), a graph showing transitions of the output  $V_{OUT}$  and addresses of digital data are shown in FIG. 29.

[0060] The output  $V_{OUT}$  can determine its amplitude by a difference between  $V_H$  and  $V_L$ , and changes with respect to the addresses of digital data with the  $V_B$  used as the reference potential. That is, it is possible to independently control the voltage amplitude of the output  $V_{OUT}$  and the reference potential. Based thereon, if the difference between  $V_H$  and  $V_L$  is constant, the same output  $V_{OUT}$  can be obtained even though both  $V_H$  and  $V_L$  are made small, whereby the power source voltage can be suppressed to a small level. Therefore, it is possible to make  $\alpha$  small, that is, the capacitance  $C$  can be made small, whereby the layout region of the capacitance portion can be reduced.

(Embodiment 2)

[0061] In the embodiment, a description is given of a case where the DAC according to the above embodiment 1 is used for a drive circuit of an active matrix type liquid crystal display device.

[0062] FIG. 5 is a general block diagram of the active matrix type liquid crystal display device according to the embodiment, wherein a source signal line drive circuit A is indicated by 501, a source signal line drive circuit B is indicated by 502, a gate signal line drive circuit is indicated by 503, an active matrix circuit is indicated by 504, and a digital video data dividing circuit (SPC: Serial-to-Parallel Conversion Circuit) is indicated by 505.

[0063] The source signal line drive circuit A 501 has shift resistor circuits (240 stages x 2 shift register circuits) 501-1, latch circuits 1 (960 x 8 digital latch circuits) 501-2, latch circuits 2 (960 x 8 digital latch circuits) 501-3, selector circuits 1 (240 selector circuits) 501-4, D/A converter circuits (240 DACs) 501-5, and selector circuits 2 (240 selector circuits) 501-6. In addition, it has a buffer circuit and a level shifter circuit (neither are illustrated). Further, for convenience of description, the DAC 501-5 includes a level shifter circuit.

[0064] The source signal line drive circuit B 502 has the same construction as that of the source signal line drive circuit A 501. In addition, the source signal line drive circuit A 501 provides video signals (gradation voltage signals) to the odd-numbered source signal lines while the source signal line drive circuit B 502 provides video signals to the even-numbered source signal lines.

[0065] Further, in the active matrix type liquid crystal display device according to the embodiment, only two source signal line drive circuits A 501 and B 502 are provided, for convenience of description, so that these drive circuits can hold the upside and downside of the active matrix circuit therebetween. However, if the circuit configuration layout permits, only one source signal line drive circuit may be provided.

[0066] Also, a gate signal drive circuit is indicated by 503, which has a shift register circuit, a buffer circuit, a level shifter circuit, etc., (which are not illustrated in the drawings).

[0067] The active matrix circuit 504 has pixels consisting of 1920 (laterally) x 1080 (longitudinally) pixels. A pixel TFT is disposed in the respective pixels, wherein the source signal line is electrically connected to the source region of the respective pixel TFTs, and a gate signal line is electrically connected to the gate electrode. Also, a pixel electrode is electrically connected to the drain region of the respective pixel TFTs. The respective pixel TFTs control supply of video signals (gradation voltage) to the pixel electrodes electrically connected to the respective pixel TFTs. Where a video signal (gradation voltage) is provided to the respective pixel electrodes and voltage is applied to liquid crystal placed between the respective pixel electrodes and electrodes opposed thereto, whereby liquid crystal is driven.

[0068] Herein, a description is given of actions and streams of signals of an active matrix type liquid crystal display device according to the invention.

[0069] First, the actions of the source signal line drive circuit A 501 will be described. A clock signal (CK) and a start pulse (SP) are inputted into the shift register circuit 501-1. The shift register circuit 501-1 generates timing signals in the order on the basis of the clock signal (CK) and start pulse (SP), and sequentially provides timing signals to the subsequent circuits through the buffer circuits (not illustrated), etc.

5 [0070] Timing signals from the shift register circuit 501-1 are buffered by the buffer circuits, etc. Since a number of circuits and elements are connected to the source signal line to which the timing signals are provided, the load capacitance (parasitic capacitance) is great. In order to prevent the rise and fall of the timing signals from being made dull because the load capacitance is great, this buffer circuit is provided.

10 [0071] The timing signals buffered by the buffer circuit are provided to the latch circuit 1 (501-2). The latch circuit 1 (501-2) has 960 stages of latch circuits which process 8-bit digital video data. The latch circuit 1 (501-2) sequentially picks up and holds 8-bit digital video data provided by the digital video data dividing circuit as the abovementioned timing signals are inputted.

[0072] The time until digital video data are completely written in all the stages of the latch circuit 1 (501-2) is called a "line period". That is, the time interval from the time when writing of digital video data is commenced in the extremely left side stage in the latch circuit 1 (501-2) to the time when writing of digital video data is terminated at the extremely right side stage of the latch circuit is the line period. In fact, a period in which a horizontal return period is added to the abovementioned line period may be called a "line period".

15 [0073] After one line period is terminated, a latch signal is provided to the latch circuit 2 (501-3) in compliance with an action timing of the shift register circuit 501-1. At the moment, the digital video data written and held in the latch circuit 1 (501-2) are sent out to the latch circuit 2 (501-3) all at once, and are written and held in all the stages of the latch circuit 2 (501-3).

[0074] On the basis of the timing signals coming from the shift register circuit 501-1, digital video data which are provided from the digital video data dividing circuit are again written sequentially in the latch circuit 1 (501-2) which finishes sending out digital video data to the latch circuit 2 (501-3).

25 [0075] In the second line period, the digital video data written and held in the latch circuit 2 (501-3) are sequentially selected by the selector circuit 1 (501-4) and provided into the D/A converter circuit (DAC) 501-5. Further, in the embodiment, in the selector circuit 1 (501-4), one selector circuit corresponds to four source signal lines.

[0076] Herein, in order to describe the selector circuit 1 (501-4) used in this embodiment, reference is made to a selector circuit which manages 2-bit digital video data (FIG. 6 and FIG. 7). As in the embodiment, the conceptual configuration of the selector circuit which manages 8-bit digital data is the same as that of the selector circuit which manages 2-bit digital video data. Also, a selector circuit which is described in Japanese Patent Application NO. 9-286098, which is a patent application made by this applicant, may be used.

35 [0077] FIG. 6 shows a circuit diagram of one selector circuit. In FIG. 6, reference letters A, B, C and D show source signal lines, and affix 0 or 1 attached to the reference alphabets A, B, C and D shows bits of 2-bit digital video data inputted into the source signal lines. Digital video data corresponding to the source signals lines A, B, C or D are selected by selection signals SS1 and SS2 quarter by quarter in one line scanning period (horizontal scanning period) and are outputted from Out-0 and Out-1. FIG. 7 shows a timing chart of the selector circuit, wherein L and S are latch signals.

[0078] In the selector circuit 501-4 of the embodiment, one selector circuit is provided for every four source signal lines. Also, 8-bit digital video data provided from the latch circuit 1 (501-2) to the corresponding source signals are selected quarter by quarter in one scanning period.

40 [0079] 8-bit digital video data selected by the selector circuit 501-4 are provided into the DAC 501-5. Herein, a description is given of a DAC used in this embodiment with reference to FIG. 8 and FIG. 9.

[0080] FIG. 8 shows a circuit diagram of the DAC used in this embodiment. In addition, although the DAC of the embodiment has level shifter circuits (L.S), it is possible to design the DAC without the use of the level shifter circuits. 45 Further, FIG. 9(A) shows a circuit configuration of the level shifter circuit (L.S). In the level shifter circuit, when a signal Lo is inputted into the input IN and a signal Hi is inputted into the input INb, a high potential source VddHI is outputted from the output OUT and a low potential power source Vss is outputted from the output OUTb. And, when a signal Hi is inputted into the input IN and a signal Lo is inputted into the input INb, a low potential power source Vss is outputted from the output OUT and a high potential power source VddHI is outputted from the output OUT.

50 [0081] In the DAC of the embodiment, reverse data (herein, reversed  $D_0$  through  $D_7$ ) of digital video data ( $D_0$  through  $D_7$ ) are designed to be inputted into one input of a NOR circuit (501-5-1). A reset pulse A (ResA) is inputted into the other input of the NOR circuit (501-5-1). The reset pulse A is inputted into the reset period  $T_R$  of the DAC. In the case of the embodiment, digital video data (reversed  $D_0$  through  $D_7$ ) are inputted into the NOR circuit (501-5-1) in the reset period  $T_R$ . However, while the reset pulse A (ResA) is being inputted into the NOR circuit, no digital video data are outputted from the NOR circuit.

55 [0082] Further, the NOR circuit may be omitted, and digital video data (reversed  $D_0$  through  $D_7$ ) may be inputted after the reset period  $T_R$  is terminated.

[0083] After the reset period  $T_R$  is finished, the data writing period  $T_E$  is commenced, the voltage level of the 8-bit

digital video data is raised by the level shifter circuit, and the data are inputted into the switch circuits (SW<sub>0</sub> through SW<sub>7</sub>).

[0084] The switch circuits (SW<sub>0</sub> through SW<sub>7</sub>) are, respectively, composed of two analog switches ASW1 and ASW2. The circuit configuration of the respective analog switches ASW1 and ASW2 is shown in FIG. 9(B). One end of the ASW1 is connected to DC\_VIDEO\_L, and the other end is connected to one end of the ASW2 and capacitances. Also, one end of the respective ASW2 is DC\_VIDEO\_H, and the other end is connected to one end of the ASW2 and capacitances (1pF, 2pF, 4pF, 8pF, 1pF, 2pF, 4pF, 8pF). One of the respective capacitances is connected to two analog switches, and the other end thereof is connected to the reset switch 2 (Res2). Also, one end of the reset switch 1 is connected to DC\_VIDEO\_M, and the other end is connected to one end of the capacitance corresponding to the upper bits. Reset pulses (ResB) and reversed pulses (reversed ResB) are inputted into the reset switches Res1 and Res2.

[0085] Also, a capacitance (1pF) is provided at the connection point between the circuit corresponding to the upper bits and the circuit corresponding to the lower bits. In addition, all the capacitances described above in the embodiment are not limited to the values described herein.

[0086] The DAC 501-5 converts 8-bit digital video data to analog video data (gradation voltages) and are sequentially provided into the source signal lines selected by the selector circuit 2 (501-6). Actions of the DAC in the embodiment comply with the actions of the abovementioned embodiment 1, and the output V<sub>OUT</sub> is shown by the abovementioned expression (17).

[0087] Analog signals provided into the source signal lines are further provided into the source region of pixel TFTs of an active matrix circuit connected to the source signal lines.

[0088] A source signal line drive circuit B is indicated by 502, and the configuration thereof is the same as that of the source signal line drive circuit A 501. The source signal line drive circuit B 502 provides analog video data to the even-numbered source signal lines.

[0089] A timing signal from the shift register (not illustrated) is provided into a buffer circuit (not illustrated) in the gate signal line drive circuit 503, and is further provided into the corresponding gate signal lines (scanning lines). Since a gate electrode of the pixel TFTs equivalent to one line is connected to the gate signal line and all the pixel TFTs equivalent to one full line must be turned ON, a gate electrode having a greater current capacitance is used in the buffer circuit.

[0090] Thus, switching of the corresponding pixel TFTs is carried out by scanning signals from the gate signal drive circuit, wherein analog signals from the source signal line drive circuit are provided into the pixel TFTs to drive liquid crystal particles.

[0091] A digital video data dividing circuit (SPC: Serial-to-Parallel Conversion Circuit) is indicated by 505. The digital video data dividing circuit 505 is a circuit for dropping the frequency of the digital video data inputted from the periphery to 1/m. By dividing the digital video data inputted from the periphery, the frequency of signals necessary for actions of the drive circuit can be dropped to 1/m. Here, a brief description is given of the digital video data dividing circuit 505 used in the embodiment with reference to Figs. 10(A) and 10(B).

[0092] As shown in FIG. 10(A), the digital video data dividing circuit in the embodiment has a clock generator and a plurality of SPC basic units. The configuration of the SPC basic units is shown in FIG. 10(B). In the drawing, H-DL and L-DL are latch circuits called "D" latches. The H-DL is a D latch circuit which latches an input signal when the latch signal inputted into the D latch is Hi, and L-DL is also a D latch circuit which latches an input signal when the latch signal inputted into the D latch is Lo.

[0093] In the embodiment, 8-bit digital video data of 80MHz are inputted into the digital video data dividing circuit 505. The digital video data dividing circuit 505 converts 8-bit digital video data of 80Mhz inputted from the periphery in a serial-to-parallel form and supplies digital video data of 10Mhz to a source signal line driver circuit.

[0094] Further, in addition to the digital video data of 80MHz, clocks (CK) of 40Mhz and reset pulses Res are inputted from the periphery into the digital video data dividing circuit 505 of the embodiment. The digital video data dividing circuit 505 of the embodiment needs only clocks of half of the frequency of inputted digital video data, whereby, in comparison with prior art examples, the digital video data dividing circuit 505 according to the embodiment is excellent in stability and reliability.

[0095] Herein, reference is made to FIG. 11, which shows a timing chart of the SPC basic unit constituting the digital video data dividing circuit.

[0096] The timing chart shown in FIG. 11 shows states where inputted serial digital data (D-1, D-2,... D-10,...) are converted to two parallel digital data (P1 and P2).

[0097] Herein, a description is given of an example of methods for producing an active matrix type liquid crystal display device described in the embodiment. In this embodiment, such an example is shown in FIG. 9 through FIG. 12, in which a plurality of TFTs are formed on a substrate having an insulation surface, and an active matrix circuit, a source signal line drive circuit, a gate signal line drive circuit, a digital data dividing circuit, and other peripheral circuits, etc., are formed on the same substrate. The example described below shows a state where one pixel TFT of the active matrix circuit 1 and a CMOS circuit being the basic circuit of the other circuits (source signal line drive circuit, gate signal line

drive circuit, digital data dividing circuit and other peripheral circuits) are simultaneously formed. Also, in the following example, a description is given of the process for producing an active matrix type liquid crystal display device in the case where, in the CMOS circuit, P-channel TFTs and N-channel TFTs are, respectively, provided with one gate electrode. However, it is also possible to produce a CMOS circuit which is constituted by TFTs provided with a plurality of gate electrodes such as a double gate or a triple gate. Also, in the following example, although the pixel TFTs are double-gate N-channel TFTs, the pixel TFTs may be composed of TFTs of a single gate, a triple gate, etc.

**[0098]** Reference is made to FIG. 12(A). First, a quartz substrate 4001 is prepared as a substrate having an insulation surface. A silicon substrate on which a thermally oxidized layer is formed instead of a quartz substrate may be used. Such a method may be employed, in which amorphous silicon layer is once formed on the quartz substrate and an insulation film is obtained by completely thermally oxidizing it. Also, quartz substrate, ceramic substrate or silicon substrate, on which a silicon nitride layer is formed as an insulation film, may be used. Next, a foundation layer 4002 is formed. In this embodiment, silicon oxide ( $\text{SiO}_2$ ) was used as the foundation layer 4002. Next, an amorphous silicon layer 4003 is formed. The amorphous silicon layer 4003 is adjusted so that the final layer thickness (the layer thickness obtained after a layer reduction is taken into consideration after thermal oxidization) becomes 10 to 75nm (preferably, 15 to 45nm).

**[0099]** Further, it is important to thoroughly carry out management of impurities in the layer when forming an amorphous silicon layer 4003. In the case of this embodiment, it is controlled so that the concentration of C (carbon) and N (nitrogen) which are impurities to hinder subsequent crystallization in the amorphous silicon layer 4003, is  $5 \times 10^{18}$  atoms/cm<sup>3</sup> or less (represented by  $5 \times 10^{17}$  atoms/cm<sup>3</sup> or less, preferably,  $2 \times 10^{17}$  atoms/cm<sup>3</sup> or less), and the concentration of O (oxygen) is  $1.5 \times 10^{19}$  atoms/cm<sup>3</sup> or less (represented by  $1 \times 10^{18}$  atoms/cm<sup>3</sup> or less, preferably,  $5 \times 10^{17}$  atoms/cm<sup>3</sup> or less). Because if impurities exist at a higher ratio than the above, they may adversely influence subsequent crystallization, and result in a lowering of the layer quality after the crystallization is completed. In the specification, the concentration of impurity elements in the layer is defined with the minimum values in compliance with the results of measurement SIMS (secondary ion mass analysis).

**[0100]** In order to obtain the abovementioned construction, it is preferable that a low pressure thermal CVD furnace used in this example is periodically dry-cleaned, and purification of the layer forming chamber is attempted. A  $\text{ClF}_3$  (chlorine fluoride) gas of 100 through 300sccm is circulated in a furnace which is heated to 200 through 400°C, and fluoride generated by thermal decomposition is used for dry cleaning of the layer forming chamber.

**[0101]** Based on knowledge of the applicant, where the in-furnace temperature is 300°C and the amount of flow of  $\text{ClF}_3$  gas is 300sccm, it is possible to completely eliminate impurities (composed of silicon as a main constituent) of approx. 2 $\mu\text{m}$  thick in four hours.

**[0102]** Further, hydrogen concentration in the amorphous silicon layer 4003 is one of the significant parameters. If the hydrogen content is suppressed to a lower level, a better result can be brought about in obtaining a well-crystallized layer. Therefore, it is preferable that a low pressure CVD method is used to form amorphous silicon layer 4003. Also, a plasma CVD method may be employed by optimizing the layer formation conditions.

**[0103]** Next, a crystallizing process is carried out for the amorphous silicon layer 4003. A technology disclosed by Japanese Laid-Open Patent Publication No. 130652 of 1995 is used as a means for crystallization. Either one of embodiment 1 or 2 in the same publication may be used. In this embodiment, it is preferable that the technology disclosed by the embodiment 2 in the same patent publication is utilized (for details, see Japanese Laid-Open Patent Publication No. 78329 of 1996).

**[0104]** The technology disclosed by Japanese Laid-Open Patent Publication No. 78329 of 1996 forms a mask insulation film 4004 to 150nm, which selects an region for doping of a catalyst element. The mask insulation film 4004 has a plurality of open ports for doping the catalyst elements. With the positions of the open ports, it is possible to determine the positions of regions of crystallization (FIG. 12(B)).

**[0105]** And, a solution 4005 (Ni acetate ethanol solution) containing nickel (Ni) as a catalyst element to promote crystallization of the amorphous silicon layer 4003 is coated by a spin coat method. Also, as a catalyst element, cobalt (Co), iron (Fe), palladium (Pd), germanium (Ge), platinum (Pt), copper (Cu), gold (Au), etc., may be used in addition to nickel (Ni). (See FIG. 12(B)).

**[0106]** An ion implantation method using a resist mask, or a plasma doping method may be used for a doping process of the abovementioned catalyst element. In this case, since it becomes easier to reduce the region of occupancy of the doped region and to control a growth distance in a horizontally grown region described later, the doping process will be an effective technology when constructing micron circuits.

**[0107]** After the doping process of a catalyst element is completed, a heating treatment is given for four to twenty-four hours at a temperature of 500 to 960°C (represented by 550 to 650°C) in an inactive atmosphere, a hydrogen atmosphere or an oxygen atmosphere after hydrogen emission at 450°C for one hour. Thereafter, an amorphous silicon layer 4003 is crystallized. In this embodiment, a heating process is carried out in a hydrogen atmosphere at 570°C.

**[0108]** At this time, crystallization of the amorphous silicon layer 4003 is commenced with priority from the cores (nuclei) generated in an region 4006 to which nickel is doped, whereby a crystallized region 4007 is formed, which is

grown in almost parallel to the substrate surface of a substrate 4001 and composed of a polycrystalline silicon layer. The crystallized region 4007 is called a "horizontally grown region". The horizontally grown region is in a comparatively matched state, wherein individual crystals are gathered. Therefore, it has such an advantage by which the total crystallization is excellent.

5 [0109] Furthermore, an acetic solution is coated on the entire surface of an amorphous silicon layer for crystallization without the use of mask insulation film 4004.

[0110] Reference is made to FIG. 12(D). Next, a gettering process of a catalyst element is carried out. First, doping of phosphorus ion is selectively carried out. Phosphorus doping is performed with a mask insulation film 4004 formed. If this occurs, phosphorus is doped on only the region 4008 of the polycrystalline silicon layer not covered with the mask  
10 insulation film 4004 (this region is called a "phosphorus doped region" 4008). At this time, the acceleration voltage of doping and the thickness of a mask composed of oxidized layer are optimized, so that phosphorus does not pierce the mask insulation film 4004. The mask insulation film 4004 is not necessarily an oxidized layer but may be advantageous since the oxidized layer does not become a cause of pollution if it is directly in contact with an active layer.

[0111] It is adequate that the dose amount of phosphorus is from  $1 \times 10^{14}$  to  $1 \times 10^{15}$  ions/cm<sup>2</sup>. In this embodiment, phosphorus is doped at a ratio of  $5 \times 10^{14}$  ions/cm<sup>2</sup> by using an ion doping device.

15 [0112] Further, the acceleration voltage in ion doping was determined to be 10keV. If the acceleration voltage of 10keV is employed, phosphorus scarcely passes through the mask insulation film of 150nm thick.

[0113] Reference is made to FIG. 12(E). Next, nickel element gettering was carried out by thermally annealing in a nitrogen atmosphere of 600°C for one through twelve hours (12 hours in the embodiment). Thereby, as shown in FIG.  
20 12(E), nickel is sucked in and drawn near phosphorus. At a temperature of 600°C, phosphorus atoms scarcely move in the layer. However, the nickel atoms can move several hundreds of micrometers or more. Based thereon, it can be understood that phosphorus is one of the most suitable elements for gettering of nickel.

[0114] Next, reference is made to FIG. 13(A), a description is given of a patterning process of polycrystalline silicon layer. At this time, it is devised that phosphorus doped region 4008, that is, an region in which nickel is gettering, does  
25 not remain. Thus, active layers 4009 through 4011 of polycrystalline silicon layer scarcely containing nickel elements can be obtained. The obtained active layers 4009 through 4011 of polycrystalline silicon layer become active layers of TFT later.

[0115] Reference is made to FIG. 13(B). After the active layers 4009 through 4011 are formed, a gate insulation layer 4012 composed of an insulation film containing silicon is formed thereon to become 70nm thick. And, a heat treat-  
30 ment is carried out at a temperature from 800 through 1100°C (preferably, 950 through 1050°C) in an oxidized atmosphere, thereby forming a thermally oxidized layer (not illustrated) at the boundary between the active layer 4009 through 4011 and the gate insulation layer 4012.

[0116] Further, a heat treatment for gettering a catalyst element (a gettering process of catalyst elements) may be performed at this stage. In this case, the heat treatment utilizes a gettering effect of a catalyst element by a halogen element by containing the halogen element in a treatment atmosphere. Also, in order to sufficiently obtain the gettering effect by the halogen element, it is preferable that the heat treatment is performed at a temperature of 700°C or more. It will become difficult to decompose halogen compounds in the treatment atmosphere if the temperature is lower than 700°C, whereby there is a fear that no gettering effect can be obtained. In addition, in this case, as gases containing a halogen element, one or plurality of kinds of gases, which are selected from compounds including halogen, such as  
40 HCl, HF, NF<sub>3</sub>, HBr, Cl<sub>2</sub>, ClF<sub>3</sub>, BC1<sub>2</sub>, Fe, Br<sub>2</sub>, etc., may be used. In this process, if HCl is used, for instance, it is considered that nickel in the active layer is gettering by actions of chlorine, and are removed into the atmosphere as volatile nickel chloride. Further, where a gettering process of catalyst elements using a halogen element is carried out, the catalyst element gettering process may be performed before patterning the active layer after the mask insulation film 4004 is removed. Also, the catalyst element gettering process may be performed after patterning the active layer. Still further,  
45 both gettering processes may be combined.

[0117] Next, a metallic layer mainly composed of aluminum (not illustrated) is formed to form a prototype of a gate electrode by patterning. In this embodiment, an aluminum layer containing scandium of 2wt% may be used.

[0118] Further, a gate electrode may be formed of a polycrystalline silicon layer to which impurities are doped in order to provide conductivity. Alternatively, a refractory metal such as Mo or W or a silicide of such a metal may be used.

50 [0119] Next, by the technology disclosed by Japanese Laid-Open Patent Publication No. 135318 of 1995, porous anode oxidized layers 4013 through 4020, non-porous anode oxidized layers 4021 through 4024, and gate electrodes 4025 through 4028 are formed (FIG. 13(B)).

[0120] Thus, as the state shown in FIG. 13(B) is obtained, next, a gate insulation layer 4012 is etched by using the gate electrodes 4025 through 4028 and porous anode oxidized layers 4013 through 4020 as masks. And, the porous anode oxidized layers 4013 through 4020 are removed to obtain the state shown in FIG. 13(C). In this drawing, 4029  
55 through 4031 indicate the processed gate insulation layers.

[0121] Reference is made to FIG. 14(A). Next, a doping process is carried out, in which impurity elements to provide conductivity are doped. As impurity elements, P(phosphorus) or As (arsenic) may be used for the N channel type,

and B (boron) or Ga (gallium) may be used for the P channel type.

[0122] In this embodiment, impurities doping is carried out in two processes, in order to form N channel type TFTs and P channel type TFTs.

[0123] First, impurities are doped to form N channel type TFTs. The first impurities doping (using phosphorus in this embodiment) is carried out at a high acceleration voltage of 80keV to form  $n^-$  regions. The  $n^-$  regions are adjusted so that the P ion concentration becomes  $1 \times 10^{18}$  atoms/cm<sup>3</sup> through  $1 \times 10^{19}$  atoms/cm<sup>3</sup>.

[0124] Still further, the second impurities doping is carried out at a low acceleration voltage of 10keV to form  $n^+$  regions. At this time, since the acceleration voltage is low, the gate insulation layer functions as a mask. Also, the  $n^+$  regions are adjusted so that the sheet resistance becomes less than 500Ω/square (preferably, 300Ω/square).

[0125] Passing through the abovementioned processes, N channel type TFT source region 4032 and drain region 4033, which constitute the CMOS circuit, a low concentration impurities region 4036, and a channel formation region 4039 are formed. Further, an N channel type TFT source region 4034 and drain region 4035, which constitute a pixel TFT, a low concentration impurities region 4037, and channel formation regions 4040 and 4014 are determined. (See FIG.14(A)).

[0126] In addition, in the state shown in FIG. 14(C), the active layer of the P channel type TFT, which constitutes the CMOS circuit has the same construction as that of the active layer of the N channel type TFT.

[0127] Next, as shown in FIG. 14(B), a resist mask 4042 is provided so as to cover the N channel type TFT, and impurity ions (in this embodiment, boron is used) are doped to provide the P type conductivity.

[0128] This process is carried out two times as in the impurity doping process set forth above. Since it is necessary to reverse the N type conductivity to the P type conductivity, B (boron) ions having a concentration, which are greater by several times than the P ion doping concentration, are doped.

[0129] Thus, the P channel type TFT source region 4043 and drain region 4044, which constitute the CMOS circuit, a low concentration impurities region 4045 and a channel formation region 4046 are formed. (See FIG. 14(B)).

[0130] Further, in a case where a gate electrode is formed by a polycrystalline silicon layer, to which impurities are doped to provide conductivity, a side wall structure, which has been publicly known, may be used in order to form low concentration impurities.

[0131] Next, the impurity ions are activated by furnace annealing, laser annealing or lamp annealing or a combination thereof. Simultaneously, damages of the active layer, which may be received in the doping process, can be repaired.

[0132] Reference is made to FIG.14(C). Next, a laminated layer composed of a silicon oxide layer and a silicon nitride layer is formed as the first interlayer insulation film 4047, and a contact hole is formed. After that, source electrodes and drain electrodes 4048 through 4052 are formed. Further, an organic resin layer may be used as the first interlayer insulation film.

[0133] Reference is made to FIG.15A. Next, the second interlayer insulation film 4053 is formed of a silicon nitride layer. Next, the third interlayer insulation film 4054 composed of an organic resin layer is formed to be 0.5 through 3μm thick. Polyamide, acrylate, polyimideamide, etc., may be used as the organic resin layer. Advantages of the organic resin layer are that the film formation is simple, the layer can be easily thickened, the parasitic capacitance can be reduced since the relative dielectric constant is low, and flatness is excellent, etc. Also, organic resin layers other than the above substances may be used.

[0134] Next, a part of the third interlayer insulation film 4054 is etched, and a black matrix 4054 is formed above the pixel TFT drain electrode 4052 with the second interlayer insulation film therebetween. In this embodiment, Ti (Titanium) was used for the black matrix 4054. Also, in this embodiment, a holding capacitance (also called as storage capacitance) is formed between the pixel TFT and the black matrix. Further, in the drive circuit portion, the black matrix 4054 is used as the third wiring. Also, the capacitance of the D/A converter circuit of the embodiment is formed by an electrode and a black matrix 4054, which are produced when forming the source electrodes and drain electrodes. Then, a fourth interlayer insulation film 4056 of an organic resin such as acrylic resin is formed.

[0135] Next, a contact hole is formed through the second, third, and fourth interlayer insulation films 4053, 4054 and 4056, and the pixel electrodes 4057 is formed so as to be 120nm thick. Further, since the embodiment is an example of a transmission type active matrix liquid crystal display device, a transparent conductive layer such as ITO or InZnO etc., is used as a conductive layer which constitutes the pixel electrodes 4057.

[0136] Next, the entire substrate is heated at 350°C in a hydrogen atmosphere for one to two hours, whereby a dangling bond in the layer (especially, in the active layer) can be compensated by hydrogenating the entire elements. Through the abovementioned processes, an active matrix substrate having a CMOS circuit and a pixel matrix circuit is completed on the same substrate.

[0137] Next, on the basis of the active matrix substrate produced by the abovementioned processes, a description is given of the processes for producing an active matrix type liquid crystal display device.

[0138] An alignment layer 4058 is formed on the active matrix substrate existing in the state shown in FIG. 15(B). In this embodiment, polyimide is used for the alignment layer. Next, a counter substrate is prepared. The counter sub-



strate is constructed of a glass substrate 4059, a counter electrode composed of a transparent conductive layer, and an alignment layer 4061.

[0139] Further, in this embodiment, a polyimide layer was used as an alignment layer. Further, a rubbing process is carried out after the alignment layer is formed. Also, in this embodiment, polyimide having a comparatively large pre-tilt angle was used for the alignment layer.

[0140] Next, the active matrix substrate and the counter substrate which passed through the abovementioned processes were adhered to each other via a sealing material, a spacer (both not illustrated), etc., by a publicly known cell assembling process. After that, liquid crystal 4062 is supplied between both substrates, and is completely sealed by a sealing agent (not illustrated). In this embodiment, nematic liquid crystal was used for the liquid crystal 4062.

[0141] Therefore, a transmission type active matrix type liquid crystal display device as shown in FIG. 15(C) is completed.

[0142] Also, a non-crystalline silicon layer may be crystallized by using a laser beam (represented by an excimer laser beam or a YAG laser) instead of the method for crystallizing non-crystalline silicon layers, which was described in the abovementioned embodiment.

### (Embodiment 3)

[0143] In the embodiment 3, a description is given of another method for producing an active matrix type liquid crystal display device having a DAC according to the invention, which is different from the producing method described in the abovementioned embodiment 2. Also, an active matrix type liquid crystal display device according to this embodiment can be used as the active matrix type liquid crystal display device of the embodiment 2.

[0144] Reference is made to FIG. 16(A). First, a foundation layer consisting of a silicon oxide layer 5002, which is 200nm thick, was formed on a glass substrate 5001. The foundation layer may be obtained by laminating a silicon nitride layer or may be composed of only a silicon nitride layer.

[0145] Next, an amorphous silicon layer (non-crystalline silicon layer) 30nm thick is formed on the silicon oxide layer 5002 by using a plasma CVD method, and it is dehydrogenated. After that, a polysilicon layer (crystalline silicon layer or polycrystalline silicon layer) was formed by annealing by excimer laser.

[0146] The crystallizing process may be performed by laser crystallizing technology or thermal crystallizing technology, which are publicly known. In this embodiment, an amorphous silicon layer was crystallized by processing a pulse-oscillating type KrF excimer laser in a linear form.

[0147] Further, in this embodiment, an amorphous silicon layer was employed as the initial layer, and a polysilicon layer was obtained through crystallization by laser-annealing it. However, a microcrystalline silicon layer may be used as the initial layer, or a polysilicon layer may be directly formed. As a matter of course, a laser annealing may be performed on the formed polysilicon layer. Still further, a furnace annealing may be carried out instead of the laser annealing. And, crystallizing of a non-crystalline silicon layer may be performed by such a method as shown in the embodiment 1.

[0148] The crystallized silicon layer thus formed is patterned, whereby active layers 5003 and 5004 composed of island-like silicon layers were formed.

[0149] Next, a gate insulation layer 5005 composed of a silicon oxide layer is formed so as to cover the active layers 5003 and 5004, wherein gate wiring (including gate electrodes) composed of a laminated structure of tantalum and tantalum nitride was formed thereon. (See FIG. 16(A)).

[0150] The gate insulation layer 5005 was made 100nm thick. As a matter of course, a laminated structure of a silicon oxide layer or silicon nitride layer, and a silicon oxide nitride layer may be used, except a silicon oxide layer. Further, although other metals may be used for the gate wiring 5006 and 5007, a material having a high etching selection ratio with silicon is preferable in subsequent processes.

[0151] After the state as shown in FIG. 16(A) was thus obtained, the first phosphorus doping process (phosphorus adding process) was carried out. Herein, since doping is carried out through the gate insulation layer 5005, the acceleration voltage was established to 80keV which is a slightly higher level. Also, the doping amount was adjusted so that the length (width) of the first impurity regions 5008 and 5009 thus formed becomes 0.5 $\mu$ m, and the phosphorus concentration becomes  $1 \times 10^{17}$  atoms/cm<sup>3</sup>. At this time, the phosphorus concentration is expressed in terms of (n<sup>+</sup>). Arsenic might be used instead of phosphorus.

[0152] Further, the first impurity regions 5008 and 5009 were formed in a self-matched state while using the gate wiring 5006 and 5007 as masks. At this time, an intrinsic crystalline silicon layer remains immediately below the gate wiring 5006 and 5007, and the channel formation regions 5010 and 5011 were formed. However, since, in fact, the first impurity regions are doped slightly inside the gate wiring, such a structure was obtained, in which the gate wirings 5006 and 5007 and the first impurity regions 5008 and 5009 are caused to overlap each other. (See FIG. 16(B)).

[0153] Next, a non-crystalline silicon layer 0.1 through 1 $\mu$ m (represented by 0.2 through 0.3 $\mu$ m) thick was formed so as to cover the gate wirings 5006 and 5007, and anisotropic etching was carried out to form side walls 5012 and

5013. The side walls 5012 and 5013 were made 0.2 $\mu$ m wide (when being observed from the side wall of the gate wirings). (See FIG. 16(C)).

[0154] In addition, since a layer on which no impurity is doped was used as a non-crystalline silicon layer in this embodiment, side walls consisting of an intrinsic silicon layer were formed.

5 [0155] After the state as shown in FIG. 16(C) was obtained, the second phosphorus doping process was performed. Also, in this case, the acceleration voltage was determined to 80keV as in the first time. Also, the amount of doping was adjusted so that phosphorus was contained in the second impurity regions 5014 and 5015 formed this time at a concentration ratio of  $1 \times 10^{18}$  atoms/cm<sup>3</sup>. At this time, the concentration of phosphorus is expressed in terms of (n).

10 [0156] Further, in the phosphorus doping process shown in FIG. 16(D), the first impurity regions 5008 and 5009 remain immediately below the side walls 5012 and 5013. These first impurity regions 5008 and 5009 will function as the first LDD.

[0157] Further, in the process of FIG. 16(D), phosphorus was doped onto the side walls 5012 and 5013. In fact, since the acceleration voltage was high, phosphorus was distributed in such a state where the tail (skirts) of the concentration profile of the phosphorus prevails inside the walls. Although the resistance constituents of the side walls can be adjusted by this phosphorus, if the concentration distribution of phosphorus is remarkably uneven, that will become a factor by which the gate voltage applied onto the second impurity region 5014 fluctuates in every element. Therefore, it is necessary to perform accurate control when doping.

15 [0158] Next, a resist mask 5016 to cover a part of the NTFT and a resist mask 5017 to cover the entirety of PTFT were formed. And, in this state, a gate insulation layer 5018 processed by dry etching of the gate insulation layer 5005 was formed. (See FIG. 16(E)).

[0159] At this time, the length of the portion which the gate insulation layer 5018 projects from the side wall 5012 to the outside thereof (that is, the length along which the gate insulation layer 5018 is in contact with the second impurity region 5014) determined the length (width) of the second impurity region 5014. Therefore, it was necessary to perform mask alignment of the resist mask 5016 at a high accuracy.

20 [0160] After the state as shown in FIG. 16(E) was obtained, the third phosphorus doping process was carried out. Since phosphorus would be doped on an exposed active layer, the acceleration voltage was set to a low level, which is 10keV. Further, the amount of doping was adjusted so that phosphorus is contained in the third impurity region 5019 thus obtained, at a concentration of  $5 \times 10^{20}$  atoms/cm<sup>3</sup>. At this time, the phosphorus concentration is expressed in terms of (n<sup>+</sup>). (See FIG. 17(A)).

[0161] In this process, since no phosphorus is doped on the portion shielded by the resist masks 5016 and 5017, the second impurity regions 5014 and 5015 remain at the portion as they are. Therefore, the second impurity region 5014 is thus sectioned. Simultaneously, the third impurity region 5019 was sectioned.

25 [0162] The second impurity region 5014 functions as the second LDD, and the third impurity region 5019 functions as the source region or the drain region.

[0163] Next, the resist masks 5016 and 5017 were removed, and a resist mask 5021, which can cover the entirety of NTFT, was newly formed. And, the side wall 5013 of PTFT was removed, and further, a gate insulation layer 5022 having the same shape as that of the gate wiring 5007 was formed by dry etching of the gate insulation layer 5005. (See FIG. 17(B)).

30 [0164] After the state as shown in FIG. 17(B) was obtained, a boron doping processing (boron adding process) was carried out. Herein, the acceleration voltage was set to 10keV, wherein the amount of dope was adjusted so that boron was included in the fourth impurity region 5023 at a concentration of  $3 \times 10^{20}$  atoms/cm<sup>3</sup>. At this time, the boron concentration is expressed in terms of (p++). (See FIG. 17(C)).

35 [0165] Furthermore, since boron was also doped so as to prevail inside the gate wiring 5007, the channel formation region 5011 was formed inside the gate wiring 5007. Also, in this process, the first impurity region 5009 and the second impurity region 5015, which were formed at the PTFT side, are reversed to be P type. Therefore, in fact, although resistance values fluctuate at the portion which was originally the first impurity region, and the portion which was originally the second impurity region, that will not constitute any problem since boron is doped at a sufficiently high concentration.

40 [0166] Thus, the fourth impurity region 5023 is sectioned. The fourth impurity region 5023 is formed in a completely self-matched state by using the gate wiring 5007 as a mask, and functions as the source region or the drain region. In this embodiment, although no LDD region nor offset region is formed with respect to the PTFT, there is no problem since the PTFT inherently has high reliability. Therefore, a case where no LDD region is formed has more advantages since an ON current can be gained.

45 [0167] Thus, as finally shown in FIG. 17(C), a channel formation region, the first impurity region, the second impurity region and the third impurity region are formed on the active layer of NTFT, while only a channel formation region and the fourth impurity region are formed on the active layer of PTFT.

50 [0168] Thus, after the state as shown in FIG. 17(C) was obtained, the first interlayer insulation film 5024 was formed to be 1 $\mu$ m thick. A silicon oxide layer, a silicon nitride layer, a silicon oxide nitride layer, an organic resin layer or their

laminated layers may be used as the first interlayer insulation film 5024. As an organic resin layer, an acrylic resin layer may be used.

[0169] After the first interlayer insulation film 5024 was formed, a source wiring 5025 and 5026 made of a metallic material, and a drain wiring 5027 were formed. In this embodiment, a three interlayer wiring, in which an aluminum layer containing titanium is sandwiched by titanium, was employed.

[0170] Further, in a case where a resin layer called BCB (benzocyclobutene) is used as the first interlayer insulation film 5024, the flatness is increased, and at the same time it becomes possible for copper to be used as a wiring material. Since the wiring resistance of copper is low, it is effective as a wiring material.

[0171] After the source wiring and drain wiring were thus formed, a silicon nitride layer 50mm thick 5028 was formed as a passivation layer. Further, the second interlayer insulation film 5029 was formed as a protection film thereon. The same material as that of the abovementioned first interlayer insulation film 5024 can be used as the second interlayer insulation film 5029. In this embodiment, such a structure is employed, in which an acrylic resin layer is laminated on a silicon oxide layer 50nm thick.

[0172] After passing through the abovementioned processes, a CMOS circuit having such a structure as shown in FIG. 17(D) was completed. Since, in the CMOS circuit formed by the embodiment, the NTFT has excellent reliability, the reliability of the entire circuit has remarkably been increased. Also, if such a structure as shown in this embodiment is employed, the characteristic balance (balance in the electric characteristics) of the NTFT and PTFT becomes excellent.

[0173] In addition, pixel TFT can be constructed by NTFT as well.

[0174] After the state as shown in FIG. 17(D) is obtained, the contact hole is opened, whereby the pixel electrode connected to the drain electrode of the pixel TFT is formed. And, the third interlayer insulation layer is formed to form an alignment layer. Next, a black matrix is formed.

[0175] In the drive circuit portion, a black matrix is used as the third wiring. Further, the capacitance of a D/A converter circuit according to the invention is formed by the electrode, which is produced when forming the source electrode and drain electrode, and the black matrix.

[0176] Next, a counter electrode is prepared. The counter electrode is composed of a glass substrate, a counter electrode made of a transparent conductive film, and an alignment layer.

[0177] Also, in this embodiment, a polyimide layer is used for the alignment layer. A rubbing process is performed after the alignment layer is formed. Further, in the embodiment, polyimide having a comparatively large pre-tilt angle was used for the alignment layer.

[0178] Next, the active matrix substrate and counter substrate are adhered to each other by the publicly known cell assembling process. Thereafter, liquid crystal is supplied between both substrates to completely seal the liquid crystal by a sealing agent. In this embodiment, nematic liquid crystal was used as liquid crystal.

[0179] Thus, an active matrix type liquid crystal display device is completed.

#### (Embodiment 4)

[0180] In the embodiment 4, a description is given of the case where a silicon substrate is used in the abovementioned embodiment 2 or 3. All the other processes are in compliance with those in the embodiment 1 or 2.

[0181] Reference is made to FIGs. 18(A) and 18(B). A silicon oxide layer 6002 is formed on the silicon substrate 6001. And, a non-crystalline silicon layer is formed on the silicon oxide layer, and a layer containing nickel is formed on the entire surface thereof. Subsequently, the layer is heated to polycrystallize the non-crystalline silicon layer. The subsequent processes are subjected to those described in the embodiment 2 or 5.

#### (Embodiment 5)

[0182] In the embodiment, a description is given of another method for producing an active matrix type liquid crystal display device, which is different from those disclosed by the abovementioned embodiment 2 or 3.

[0183] Reference is made to FIGs. 19(A)-19(E) and FIGs. 20(A)-20(B). An alkali-free glass substrate represented by, for example, a 1737 glass substrate made by Corning Corporation was used as a substrate 7001. And, a foundation layer 7002 consisting of silicon oxide was formed to be 200nm thick on the surface on which TFTs of the substrate 7001 are formed. The foundation layer 7002 may be further provided with a laminated silicon nitride layer or with only a silicon nitride layer.

[0184] Next, a non-crystalline silicon layer was formed to be 50nm thick on the foundation layer 7002 by using the plasma CVD method. Dehydrogenation was carried out by heating the non-crystalline silicon layer preferably at 400 through 500°C, although depending on the hydrogen contents of the non-crystalline silicon layer, whereby the hydrogen content was suppressed to be less than 5atm%, and a crystalline silicon layer was obtained by a crystallizing process.

[0185] A publicly known laser crystallizing technology or thermal crystallizing technology may be used as a crystal-

lizing process. In this preferred embodiment, a pulse oscillating type KrF excimer laser beam is collected in a linear form, and is irradiated onto the non-crystalline silicon layer to obtain a crystallized silicon layer. Further, the method described in the abovementioned embodiment 1 or 3 may be used as the crystallizing process.

[0186] Also, in this embodiment, although a non-crystalline silicon layer was used as the initial layer, a microcrystalline silicon layer may be used as the initial layer, or a crystallized silicon layer may be directly formed.

[0187] The crystallized silicon layer thus formed is patterned, whereby island-like semiconductor active layers 7003, 7004, and 7005 were formed.

[0188] Next, a gate insulation layer 7006 mainly composed of silicon oxide or silicon nitride was formed so as to cover the semiconductor active layers 7003, 7004 and 7005. Herein, a silicon nitride oxide layer was formed to be 100nm thick by the plasma CVD method. And, although not described in FIG. 19, using the sputtering method, tantalum (Ta) was formed to be 10 through 200nm, for example, 50nm thick, as the first conductive layer, and aluminum (Al) was formed to be 100 through 1000nm thick, for example, 200nm thick, as the second conductive layer, whereby the first gate electrode was constructed on the surface of the gate insulation layer 7006. And, by the publicly patterning technology, the conductive layers 7007, 7008, 7009, and 7010, and the second conductive layers 7012, 7013, 7014, and 7015 were formed, which construct the first gate electrode.

[0189] Where aluminum is used as the second conductive layer which constructs the first gate electrode, pure aluminum may be used, or an aluminum alloy, in which any element selected among titanium, silicon, and scandium is doped at a ratio of 0.1 through 5atm%, may be used. Further, where copper is used, it is preferable that a silicon nitride layer is provided on the surface of the gate insulation layer 7006 although not illustrated.

[0190] In addition, in FIG. 19, such a structure is employed, in which an additional capacitance portion is provided at the drain side of "n" channel type TFTs constituting a pixel matrix circuit. At this time, the wiring electrodes 7011 and 7016 at the additional capacitance portion is formed of the same material as that of the first gate electrode.

[0191] As the structure shown in FIG. 19(A) is thus formed, the first process of doping "n" type impurities was carried out. Phosphorus (P), arsenic (As), antimony (stibium, Sb), etc., are publicly known as impurity elements to provide a "n" type with respect to crystalline semiconductor materials. However, herein, phosphorus was used, and the ion doping method was employed, using phosphine (PH<sub>3</sub>). In this process, since phosphorus is doped onto the semiconductor layer below the gate insulation layer through the gate insulation layer, the acceleration voltage was set to a high level, which is 80keV. Also, the impurity region thus formed forms the first impurity regions 7034 and 7042 of the "n" channel type TFTs described later, and functions as an LDD region. Therefore, it is preferable that the phosphorus concentration at this region is in a range from  $1 \times 10^{16}$  through  $1 \times 10^{19}$  atoms/cm<sup>3</sup>. Herein, the concentration was determined at  $1 \times 10^{18}$  atoms/cm<sup>3</sup>.

[0192] It was necessary that the abovementioned impurity elements doped in the semiconductor active layers were activated by a laser annealing method or a thermal processing method. This process may be carried out after a process of doping impurities, which forms the source and drain regions. However, at this stage, it was effective that the impurity elements were activated by the laser annealing method.

[0193] In this process, the first conductive layers 7007, 7008, 7009 and 7010 and the second conductive layers 7012, 7013, 7014 and 7015, which constitute the first gate electrode, functions as a mask with respect to doping of phosphorus. As a result, no or almost no phosphorus was doped on the region immediately below the first gate electrode of a semiconductor layer existing via the gate insulation layer. And, as shown in FIG. 19(B), low concentration impurity regions 7017, 7018, 7019, 7020, 7021, 7022, and 7023, in which phosphorus was doped, were formed.

[0194] Next, an impurity doping process to provide a "p" type was carried out to only the regions for the "p" channel type TFTs in such a state where the region forming the "n" channel type TFTs is covered with the resist masks 7024 and 7025 with the photo resist layers used as masks. Although boron (B), aluminum (Al), gallium (Ga), etc., are publicly known as impurity elements to provide a "p" type, herein, boron was used as the impurity element by the ion doping method, using diborane (B<sub>2</sub>H<sub>6</sub>). Herein, the acceleration voltage was 80keV, and boron was doped at a concentration of  $2 \times 10^{20}$  atoms/cm<sup>3</sup>. And, as shown in FIG. 19(C), the regions 7026 and 7027 where boron was doped at a high concentration were formed.

[0195] And, after the resist masks 7024 and 7025 were removed, a process to form the second gate electrode was performed. Herein, Tantalum (Ta) was used as a material of the second gate electrode and was formed to be 100 through 1000nm thick, for example, 200nm thick. A patterning was also executed by a publicly known method, whereby the second gate electrodes 7028, 7029, 7030, and 7031 were formed. At this time, the patterning was carried out so that the length of the second gate electrodes becomes 5μm. As a result, the second gate electrodes were formed so that regions brought into contact with the gate insulation layer at a length of 5μm are formed at both sides of the first gate electrodes.

[0196] Further, although a holding capacitance portion is provided at the drain side of the "n" channel type TFTs which constitute a pixel matrix circuit is provided, an electrode 7032 of the holding capacitance portion was formed at the same time when the second gate electrode was formed.

[0197] And, using the second gate electrodes 7028, 7029, 7030 and 7031 as masks, a process of doping impurity

elements was carried out to provide a second "n" type. Herein, as in the above, the ion doping method was executed, using phosphine ( $\text{PH}_3$ ). In this process, the acceleration voltage was set to a high level, which is 80keV, in order to dope phosphorus to a semiconductor layer immediately below the gate insulation layer 7006 through the layer 7006. And, the regions, on which phosphorus was doped, are the "n" channel type TFTs, and it is preferable that the phosphorus concentration on the regions is set to  $1 \times 10^{19}$  through  $1 \times 10^{21}$  atoms/cm<sup>3</sup>, in order to cause the regions to function as the source regions 7035, 7043, and drain regions 7036, 7044. Herein, the concentration was set to  $1 \times 10^{20}$  atoms/cm<sup>3</sup>.

[0198] In addition, although not illustrated herein, the gate insulation layers to cover the source regions 7035, 7043 and drain regions 7036, 7047 are removed, the semiconductor layers of the regions are exposed, and phosphorus may be directly doped. If this process is added, the acceleration voltage may be lowered to 10keV in the ion doping method, and it is possible to efficiently dope phosphorus.

[0199] Further, although phosphorus is doped into the "p" channel type TFT source region 7039 and drain region 7040 at the same concentration, the conductivity was not reversed since boron was doped at two times the concentration in the previous process, and there was no problem in operation of the "p" channel type TFTs.

[0200] Since the impurity elements to provide "n" type or "p" type doped at the respective concentrations are not activated as they are, and do not effectively function, it was necessary to carry out a process of doping. This process could be carried out by a thermal annealing method using an electric heating furnace, a laser annealing method using the abovementioned excimer laser, or a rapid thermal annealing method (RTA) using a halogen lamp.

[0201] In the thermal annealing method, activation was obtained by a heating process for two hours at 550°C in a nitrogen atmosphere. In this embodiment, aluminum was used for the second conductive layer which constitutes the first gate electrode. However, since the first conductive layer formed of tantalum and the second gate electrode are formed so as to cover the aluminum, the tantalum functions as a blocking layer, wherein aluminum elements can be prevented from prevailing on other regions. Further, in the laser annealing method, activation was obtained by collecting and irradiating a pulse oscillating type KrF excimer laser beam in a linear form. Also, if the thermal annealing method is employed after the laser annealing method, even better results can be obtained. In addition, the process is provided with an effect for annealing the regions, where crystallinity was damaged by the ion doping, whereby the crystallinity of the regions can be improved.

[0202] Through the abovementioned processes, the first gate electrode and the second gate electrode to cover the first gate electrode are provided as the gate electrodes, and in the "n" channel type TFTs, the source region and drain region are formed at both sides of the second gate electrode. Further, such a structure was formed in a self-matched state, where the first impurity region secured on the semiconductor layer via the gate insulation layer and regions where the second gate electrode is brought into contact with the gate insulation layer are provided and caused to overlap each other. On the other hand, in the "p" channel type TFTs, although parts of the source region and drain region are formed so as to overlap on the second gate electrode, and there is no problem in actual applications.

[0203] After the state shown in FIG. 19(D) was obtained, the first interlayer insulation film 7049 was formed to be 1000nm thick. A silicon oxide layer, silicon nitride layer, silicon nitride oxide layer, organic resin layer, and their laminated layers may be used as the first interlayer insulation film 7049. In this embodiment, although not illustrated, a double structure was employed, where a silicon nitride layer was first formed to be 50nm thick, and, further, a silicon oxide layer was formed to be 950nm thick.

[0204] After that, a contact hole was formed at the source regions and drain regions by patterning, with respect to the first interlayer insulation film 7049. And, source electrodes 7050, 7052, 7053 and drain electrodes 7051 and 7054 were formed. Although not illustrated, in this embodiment, these electrodes were formed by patterning a triple-layered structure in which a titanium layer 100nm thick, aluminum containing titanium 300nm thick and a titanium layer 150nm thick are continuously formed by the sputtering method.

[0205] Thus, as shown in FIG. 19(E), a CMOS circuit and an active matrix circuit were formed on the substrate 7001. Further, a holding capacitance portion was simultaneously formed at the drain side of the "n" channel type TFT of the active matrix circuit. As described above, an active matrix substrate was formed.

[0206] Next, using FIGs. 20(A) and (B), a description is given of the processes of producing an active matrix type liquid crystal display device on the basis of the CMOS circuit and active matrix circuit which were produced on the same substrate by the abovementioned processes. First, a passivation layer 7055 was formed on the substrate which is in the state shown in FIG. 19(E), so as to cover the source electrodes 7050, 7052, 7053 and drain electrodes 7051 and 7054. The passivation layer 7055 was formed of a silicon nitride layer 50nm thick. Further, the second interlayer insulation film 7056 consisting of an organic resin was formed to be approx. 1000nm thick. Polyimide resin, acrylic resin, polyimideamide resin, etc., may be used as the organic resin layer. Advantages brought about by the use of an organic resin layer are that the formation is simple, the parasitic capacitance can be reduced since the relative dielectric constant is low, and the flatness is excellent. Herein, after being coated on the substrate, polyimide of such a type which can be thermally polymerized is used, and the organic resin layer was formed by burning it at 300°C.

[0207] Next, a black matrix (light shield layer) 7057 was formed at a part of the pixel regions of the second interlayer insulation film 7056. The black matrix 7057 may be formed by an organic resin layer impregnated with a metallic layer

or pigments. Herein, titanium was formed by the sputtering method.

[0208] Further, in the drive circuit portion, the black matrix was used as the third wiring. Also, the capacitance of the D/A converter circuit according to the invention is formed by an electrode and black matrix produced when producing the source electrodes and drain electrodes.

[0209] After the black matrix 7057 is formed, the third interlayer insulation film 7058 is formed. The third interlayer insulation film 7058 may be formed by using an organic resin layer as in the second interlayer insulation film 7056. And, a contact hole which reaches the drain electrodes 7054 is formed at the second interlayer insulation film 7056 and the third interlayer insulation film 7058, whereby a pixel electrode 7059 is formed. In a case where a reflection type liquid crystal display device is desired, a metallic layer may be used. Herein, since a transmission type liquid crystal display device is employed, an indium tin oxide (ITO) layer is formed to be 100nm thick by the sputtering method, whereby the pixel electrode 7059 is formed.

[0210] After the state shown in FIG. 20(A) was formed, an alignment layer 7060 is formed. A polyimide resin is mostly used for the alignment layer of usual liquid crystal display elements. A counter electrode 7072 and an alignment layer 7073 were formed on a counter substrate 7071. After the alignment layer was formed, a rubbing process is carried out so that liquid crystal elements are aligned in parallel with a certain pre-tilt angle.

[0211] Through the abovementioned processes, the active matrix circuit, a substrate on which a CMOS circuit was formed, and the counter substrate are adhered to each other via sealing materials and spacers (both are not illustrated) by a publicly known cell assembling process. Thereafter, liquid material 7074 is supplied between both substrates and is completely sealed by a sealing agent (not illustrated). Thereby, as shown in FIG. 20(E), an active matrix type liquid crystal display device was completed.

#### (Embodiment 6)

[0212] The embodiment 6 shows an example in which a reversed-stagger type TFT is used as an example of an active matrix type liquid crystal display device having a DAC according to the invention.

[0213] Reference is made to FIG. 21. FIG. 21 shows a cross-sectional view of a "n" channel type TFT of the reversed stagger type, which constitutes an active matrix type liquid crystal display device according to the embodiment. Further, although, in FIG. 21, only one "n" channel type TFT is illustrated, it is needless to say that a CMOS circuit can be constituted by a "p" channel type TFT and a "n" channel type TFT as in the embodiment 1. Also, it is needless to say that the pixel TFTs can be constituted by the same construction.

[0214] A substrate is indicated by 8001. Such a substrate as shown in the embodiment 3 may be used. A silicon oxide layer is indicated by 8002. A gate electrode is indicated by 8003. A gate insulation layer is indicated by 8004. Active layers consisting of polycrystalline silicon layers are indicated by 8005, 8006, 8007 and 8008. When producing the active layer, the same method as in crystallizing non-crystalline silicon layers, which is described in the embodiment 1, was used. Also, such a method may be employed, in which non-crystalline silicon layers are crystallized by a laser beam (preferably, linear laser beam, or facial laser beam). In addition, a source region is indicated by 8005, a drain region is indicated by 8006, a low concentration impurity region (LDD region) is indicated by 8007, and a channel formation region is indicated by 8008. A channel protection layer is indicated by 8009, an interlayer insulation film is indicated by 8010. A source electrode and a drain electrode are, respectively, indicated by 8011 and 8012.

#### (Embodiment 7)

[0215] In the embodiment 7, a description is given of an example in which an active matrix type liquid crystal display device is constructed by a reverse stagger type TFT whose construction differs from that of the abovementioned embodiment.

[0216] Reference is made to FIG. 22. FIG. 22 shows a cross-sectional view of a reversed-stagger type "n" channel type TFT which constitutes an active matrix type liquid crystal display device according to the embodiment. Herein, although only one "n" channel type TFT is illustrated, it is needless to say that a CMOS circuit can be constituted by a "p" channel type TFT and a "N" channel type TFT as in the embodiment 1. Also, it is needless to say that the pixel TFTs can be constituted by the same construction.

[0217] A substrate is indicated by 9001. Such a substrate as shown in the embodiment 3 may be used. A silicon oxide layer is indicated by 9002, a gate electrode is indicated by 9003, and a benzocyclobutane (BCB) layer is indicated by 9004, the upper surface of which is flattened. A silicon nitride layer is indicated by 9005. The BCB layer and silicon nitride layer constitute a gate insulation layer. Active layers composed of polycrystalline layers are indicated by 9006, 9007, 9008, and 9009. When producing these active layers, the same method as in crystallizing non-crystalline silicon layers, which is described with respect to the embodiment 1, was used. Also, such a method may be employed, in which non-crystalline silicon layers are crystallized by a laser beam (preferably, linear laser beam, or facial laser beam). In addition, a source region is indicated by 9006, a drain region is indicated by 9007, a low concentration impurity region



(LDD region) is indicated by 9008, and a channel formation region is indicated by 8008. A channel protection layer is indicated by 9009, a channel protection layer is indicated by 9010, and an interlayer insulation film is indicated by 9011. A source electrode and a drain electrode are, respectively, indicated by 9012 and 9013.

[0218] According to the embodiment, since the gate insulation layer composed of a BCB layer and a silicon nitride layer is flattened, the non-crystalline layer, which is produced thereon, will be made flat. Therefore, when crystallizing the non-crystalline silicon layer, it is possible to obtain polycrystalline silicon layers, which are more uniform than the prior art reversed-stagger type TFTs.

(Embodiment 8)

[0219] Although, in the active matrix type liquid crystal display device or a passive matrix type liquid crystal display device according to the abovementioned embodiments, a TN mode using nematic liquid is used as a display mode, whereby other display modes may be used.

[0220] Further, an active matrix type liquid crystal display device may be constituted by using fast response time thresholdless anti-ferroelectric liquid crystal or ferroelectric liquid crystal.

[0221] Further, in the active matrix type semiconductor display device using a DAC according to the invention, any other display media whose optical characteristics can be modulated in response to application voltages may be used. For example, electroluminescence elements may be used.

[0222] Also, MIM elements, etc., in addition to the TFTs may be used as active elements which are used in an active matrix circuit of the active matrix type liquid crystal display device.

[0223] As described above, various types of liquid crystal may be used, other than TN liquid crystal, in the active matrix type liquid crystal display device using a DAC according to the invention. For example, liquid crystal disclosed in a 1998, SID, "Characteristics and Driving Scheme of Polymer-Stabilized Monostable FLCD Exhibiting Fast Response Time and High Contrast Ratio with Gray-Scale Capability" by H. Furue et al., 1997, SID DIGEST, 841 "A Full-Color Thresholdless Anti-ferroelectric LCD Exhibiting Wide Viewing Angle with Fast Response Time" by T. Yoshida et al., 1996 J. Mater. Chem. 6(4), 671-673, "Thresholdless anti-ferroelectricity in liquid crystals and its application to displays" by S. Inui et al., and the United States Patent Publication No. 5594569, may be used.

[0224] Liquid crystal showing an anti-ferroelectric phase at a certain temperature range is called "anti-ferroelectric liquid crystal". In blended liquid crystal having anti-ferroelectric liquid crystal, there is thresholdless anti-ferroelectric blended liquid crystal showing an electric optical response property by which the transmission factor is continuously changed with respect to an electric field. In thresholdless anti-ferroelectric blended liquid crystal, there are those which show a V-shaped type electric optical response property, and those, whose drive voltage is approx.  $\pm 2.5V$  (cell thickness: approx.  $1\mu m$  to  $2\mu m$ ), can be found.

[0225] FIG. 33 shows an example showing the characteristics of an optical transmission factor of the thresholdless anti-ferroelectric blended liquid crystal, showing the V-shaped type electric optical response, with respect to application voltages. The ordinates of the graph shown in FIG. 33 indicate the transmission factor (optical unit), and the abscissas indicate the application voltage. Further, the transmission axis of a deflection plate at the incident side of a liquid crystal device is established in almost parallel to the normal direction of the smectic phase of the thresholdless anti-ferroelectric blended liquid crystal, which is almost coincident with the rubbing direction of a liquid crystal device. Also, the transmission axis of the deflection plate at the outgoing side is established at an almost right angle (crossnicol) with respect to the transmission axis of the deflection plate at the incident side.

[0226] As shown in FIG. 33, if such a thresholdless anti-ferroelectric blended liquid crystal is used, it is found that a low voltage drive and a gradation display are enabled.

[0227] Even in a case where such a low voltage drive thresholdless anti-ferroelectric blended liquid crystal is used for an active matrix type liquid crystal display device having a DAC according to the invention, it is possible to lower the output voltage of the DAC, whereby it becomes possible to lower the operation power source of the DAC, and lower the operation power source voltage of a driver. Therefore, low power consumption and high reliability can be achieved in an active matrix type liquid crystal display device.

[0228] Thereby, where a low voltage drive thresholdless anti-ferroelectric blended liquid crystal is used, it is effective if TFTs having LDD regions of comparatively small width (low concentration impurity regions), (for example, 0nm through 500nm or 0nm through 200nm), are used.

[0229] Also, generally, the thresholdless anti-ferroelectric blended liquid crystal has large spontaneous polarization, and the liquid crystal itself has a high dielectric constant. Therefore, in a case where the thresholdless anti-ferroelectric blended liquid crystal is used for a liquid crystal display device, it will become necessary for the pixels to have a comparatively large holding capacitance. Therefore, it is preferable that thresholdless anti-ferroelectric blended liquid crystal having small spontaneous polarization is used.

[0230] Also, since low voltage drive can be achieved by using such a thresholdless anti-ferroelectric blended liquid crystal, low power consumption of the active matrix type liquid crystal display device can be achieved.

[0231] Further, FIG. 17 shows electrooptical characteristics of a monostable ferroelectric liquid crystal (FLC) in which a chesteric phase-chiralsmectic phase transition is carried out, using a ferroelectric liquid crystal (FLC) showing an isotropic phase-chelesteric phase-chiralsmectic phase transition system, while applying a DC voltage, and the cone edge is made almost coincident with the rubbing direction. A display mode by the ferroelectric liquid crystal as shown in FIG. 17 is called a "Half V-shaped switching mode". The ordinates of the graph shown in FIG. 17 indicate a transmission factor (optional unit), and the abscissas thereof indicate an application voltage. The "Half V-shaped switching mode" is described in detail in "Half V-shaped switching mode FLC", Lecture Draft Collection for the 46th Applied Physics Related Allied Lecture Assembly, March, 1999, Page 1316, and in "Time-Sharing Full-Color LCD by Ferroelectric Liquid Crystal" of LIQUID CRYSTAL, 3rd Volume, 3rd Edition, Page 190, prepared by Yoshihara et al.

[0232] As shown in FIG. 17, if such a ferroelectric liquid crystal is used, it can be understood that a low voltage drive and gradation display are enabled. Ferroelectric liquid crystal showing such electrooptical characteristics may be used in a liquid crystal display device according to the invention.

[0233] Each liquid crystal having such an electric optical property as shown in FIG. 33 and FIG. 39 can be used as display media for a liquid crystal display device according to the invention.

#### (Embodiment 9)

[0234] As regards an active matrix type semiconductor display device and a passive matrix type semiconductor display device, which use a DAC according to the invention, there are many applications. In the embodiment 9, a description is given of a semiconductor device in which an active matrix type semiconductor display device using a DAC according to the invention is incorporated.

[0235] As such a semiconductor device, a video camera, a still camera, a projector, a head-mount display, a car navigation unit, a personal computer, and a portable information terminal (mobile computer, portable telephone, etc..) may be listed. FIG. 23 and FIG. 24 show one example thereof.

[0236] FIG. 23(A) shows a front type projector, which consists of a body 10001, an active matrix type semiconductor display device 10002 (for example, a liquid crystal display device), a light source 10003, an optical system 10004, and a screen 10005. Further, FIG. 23(A) shows a front projector in which one semiconductor display device is incorporated. Also, by incorporating three semiconductor display devices (each corresponding to R, G and B lights), a front type projector of higher resolution and higher thinness can be achieved.

[0237] FIG. 23(B) shows a rear type projector, in which the body is indicated by 10006, an active matrix type semiconductor display device is indicated by 10007, a light source is indicated by 10008, a reflector is indicated by 10009, and a screen is indicated by 10010. Further, FIG. 23(B) shows a rear type projector in which three active matrix type semiconductor display devices (respectively, corresponding to R, G and B lights) are incorporated.

[0238] FIG. 24(A) shows a portable telephone, which comprises a body 11001, a voice output portion 11002, a voice input portion 11003, an active matrix type semiconductor display device 11004, an operation switch 11005, and an antenna 11006.

[0239] FIG. 24(B) shows a video camera, which comprises a body 12001, an active matrix type semiconductor display device 12002, a voice input portion 12003, an operation switch 12004, a battery 12005, and an image receiving portion 12006.

[0240] FIG. 24(C) shows a mobile computer, which comprises a body 13001, a camera portion 13002, an image receiving portion 13003, an operation switch 13004, and an active matrix type semiconductor display device 13005.

[0241] FIG. 24 (D) shows a head mount display (also called a goggle type display device), which comprises a body 14001, and an active matrix type semiconductor display device 14002.

[0242] FIG. 24(E) shows a portable book (an electronic book), which comprises a body 15001, active matrix type semiconductor display devices 15002 and 15003, a memory medium 15004, an operation switch 15005, and an antenna 15006.

[0243] In addition to the above electronic devices, the display device according to the present invention may be applied to various types of devices, for example, a television, a video game device, a personal computer, a video player or the like.

#### (Embodiment 10)

[0244] In the embodiment 10, a description is given of another example of a liquid crystal display device having a D/A converter circuit according to the invention. Also, in the embodiment, the processes which are similar to those in the embodiment 2 are applicable to the parts that are not specifically referred to.

[0245] In the embodiment 10, an Ni acetic solution was coated on almost the entire surface of a non-crystalline silicon layer by use of a mask insulation film 4004 as a catalyst element doping process in the state shown in FIG. 12(A).

[0246] After the catalyst element doping process was finished, next, dehydrogenating was carried out at 450°C for



approx. one hour. The non-crystalline silicon layer 4003 is crystallized in addition to a heating processing at 500 through 900°C (represented by 550 through 650°C) for four through twenty-four hours in an inactive atmosphere, a hydrogen atmosphere, or an oxygen atmosphere. In this embodiment, the heating process is carried out at 590°C for eight hours in a nitrogen atmosphere.

[0247] Thereafter, a heating process (gettering process of a catalyst element) is performed for gettering a catalyst element. In the case of the embodiment, the heating processes utilize a gettering effect of a catalyst element by a halogen element by causing a halogen element to be contained in the processing atmosphere. Furthermore, in order to sufficiently obtain the gettering effect of the halogen element, it is preferable that the abovementioned heating process is carried out at a higher temperature than 700°C. If the temperature is less than this, it will become difficult to decompose a halogen compound, and there is a fear that no gettering effect can be obtained. Further, in this case, as a gas containing a halogen element, one type or a plurality of compounds selected among the compounds such as HCl, HF, NF<sub>3</sub>, HBr, Cl<sub>2</sub>, C1F<sub>3</sub>, BC1<sub>2</sub>, F<sub>2</sub>, Br<sub>2</sub>, etc., may be used. In this embodiment, the heating process was carried out at a temperature of 950°C in an O<sub>2</sub> and HCl atmosphere, and the gettering process was performed simultaneously along with the formation of a thermal oxide layer.

[0248] After this, a gate insulation layer is formed. In this embodiment, as regards the thickness of the gate insulation layer, the final thickness thereof was formed to be approx. 50nm thick.

[0249] All other processes can be referred to in the embodiment 2.

[0250] Table 1 below shows the characteristics of TFTs obtained by the production process of the embodiment 10.

Table 1

L/W=6.8/7.6 [ $\mu\text{m}$ ]	Nch	Pch
Ion [ $\mu\text{A}$ ]	227	91.5
Ioff [pA]	3.10	11.8
Ion/Ioff [dec.]	7.86	6.89
Vth [V]	0.44	-0.56
S value [V/dec.]	0.08	0.10
$\mu\text{FE}(\text{max})[\text{cm}^2/\text{Vs}]$	314	131
* $\mu\text{FE}(\text{max})[\text{cm}^2/\text{Vs}]$	425	262

[0251] In table 1, where L/W indicates (channel length/channel width), Ion indicates (ON current), Ioff indicates (Off current), Ion/Ioff indicates (common logarithm of the ratios of the ON current and OFF current), Vth indicates (threshold voltage), S value indicates (S value), and  $\mu\text{FE}$  indicates (Field-effect movement degree), wherein  $\mu\text{FE}$  provided with "\*" indicates  $\mu\text{FE}$  of a TFT whose L=50 $\mu\text{m}$ .

[0252] Herein, FIG. 30 is a graph of the characteristics of TFTs obtained by the production process of the embodiment 10. In FIG. 30, Vg shows gate voltage, Id shows a drain current, and Vd shows drain voltage.

(Embodiment 11)

[0253] In the embodiment 11, a description is given of an example of an active matrix type liquid crystal display device having a DAC (8-bit), according to the invention, which was produced by the present applicant.

[0254] Table 2 below shows the specifications of the active matrix type liquid crystal display device of a DAC, according to the invention, which was produced by the present applicant.

Table 2

Display diagonal size	2.6 inches
Number of pixels	1920 x 1080
Pixel size	30(H) x 30(V) [ $\mu\text{m}$ ]
Aperture ratio	46%
Input data	8 bits

Table 2 (continued)

Power supply (Logic)	5 V
Input digital data rates	80 MHz
Frequency of data driver	10 MHz
Frequency of scan driver	8.1 KHz
Addressing mode	Column inversion
Contrast ratio	> 100

[0255] Further, the data driver and scan driver circuits, respectively, indicate a source signal line drive circuit and a gate signal line drive circuit. Also, source line reversal display was executed as an address mode.

[0256] FIG. 31 shows a display example of an active matrix type liquid crystal display device having a DAC according to the invention, which will be described in this embodiment.

[0257] Further, FIG. 32 shows a display example of a front type projector in which three active matrix type liquid crystal display devices each having a DAC according to the invention are used, which will be described below. Also, as regards the front type projector, the embodiment 9 is referred to.

[0258] As shown in FIG. 31 and FIG. 32, in the active matrix type liquid crystal display device having a DAC according to the invention, a very minute gradation display can be achieved.

#### (Embodiment 12)

[0259] In the embodiment, a description is given of an example of methods for producing a liquid crystal display device having a drive circuit according to the invention with reference to FIG. 34 through FIG. 38. In the liquid crystal display device according to the invention, a pixel portion, a source driver, a gate driver, etc., are integrally formed on one substrate. Further, for the convenience of description, an NchTFT which constitutes a part of the pixel TFT and the drive circuit according to the invention, and a PchTFT and an NchTFT which constitute the inverter circuit are formed on the same substrate.

[0260] In FIG. 34(A), a low alkali glass substrate and quartz substrate may be used as a substrate 16001. A quartz substrate was used in this embodiment. In order to prevent impurities from prevailing from the substrate 16001, a foundation layer 16002 such as a silicon oxide layer, a silicon nitride layer, a silicon nitride oxide layer, etc., is formed. For example, using the plasma CVD method, a silicon nitride oxide layer made of  $\text{SiH}_4$ ,  $\text{NH}_3$ , and  $\text{N}_2\text{O}$  is laminated and formed to be 100nm thick, and a silicon nitride oxide layer made of  $\text{SiH}_4$  and  $\text{N}_2\text{O}$  is also laminated and formed to be 200nm thick.

[0261] Next, a semiconductor 16003a having a non-crystalline structure is formed to be 20 through 150nm (preferably, 30 through 80nm) thick by using a publicly known method such as the plasma CVD method, sputtering method, etc. In this embodiment, a non-crystalline silicon layer is formed to be 53nm thick by the low pressure thermal CVD method. A non-crystalline semiconductor layer and a microcrystalline semiconductor layer are available as a semiconductor layer having a non-crystalline structure, and a compound semiconductor layer having a non-crystalline structure such as a non-crystalline silicon germanium layer is applicable. Also, since it is possible to form the foundation layer 16002 and non-crystalline silicon layer 16003a, both of them can be continuously formed. In this case, since they are not exposed to the atmosphere after the foundation layer is formed, the surface thereof can be prevented from being contaminated. Also, it is possible to reduce the unevenness of the TFTs to be produced, and the fluctuation of the threshold voltage. (See FIG. 34(A)).

[0262] And, a crystalline silicon layer 16003b is formed from a non-crystalline silicon layer 16003a, using a publicly known crystallizing technology. For example, although the laser crystallizing method and thermal crystallizing method (solid phase growth method) may be applied, herein, crystalline silicon layer 16003b was formed by a crystallizing method using a catalyst element in compliance with the technology disclosed in Japanese Laid-open Patent Publication No. 130652 of 1995. Prior to the crystallizing process, a thermal treatment is performed at 400 to 500°C for approx. one hour, although it is dependent on the hydrogen content ratio of the non-crystalline silicon layer. It is preferable that crystallization is commenced after the hydrogen content ratio is reduced to 5atoms% or less. Since the non-crystalline silicon layer is crystallized and atoms are re-aligned to become very minute, the thickness of the produced crystallized silicon layer is reduced by 1 through 15% from the initial thickness of the non-crystalline silicon layer (in this embodiment, 54nm). (See FIG. 34(B)).

[0263] And, by patterning the crystalline silicon layer 16003b like islands, island-like semiconductor layers 16004 through 16007 are formed. After that, a mask layer 16008 is formed of a silicon oxide layer 50 through 150nm thick, by the plasma CVD method or the sputtering method. (See FIG. 34(D)). In the embodiment, the thickness of the mask

layer 16008 is 199nm.

[0264] Subsequently, a resist mask 16009 is provided, and boron (B) is doped, as an impurity element to provide a "p" type at a concentration of  $1 \times 10^{18}$  through  $5 \times 10^{17}$  atoms/cm<sup>3</sup>, on the entire surface of the island-like semiconductor layers 16004 through 16007, which forms a "n" channel type TFT. The boron (B) is doped for the purpose of controlling the threshold voltage. The boron (B) may be doped by the ion doping method, or may be doped at the same time when forming a non-crystalline silicon layer. Herein, doping of boron is not necessarily required. (See FIG. 34(D)).

[0265] In order to form an LDD region of the "n" channel type TFT of a drive circuit of a driver, etc., an impurity element, which gives a "n" type, is selectively doped on the island-like semiconductor layers 16010 through 16012. Therefore, resist masks 16013 through 16016 are formed in advance. As impurity elements to provide the "n" type, phosphorus (P) and arsenic (As) may be used. Herein, the ion doping method in which phosphine (PH<sub>3</sub>) is used is employed in order to dope phosphorus (P). The concentration of phosphorus (P) of the formed impurity element regions 16017 and 16018 may be in a range from  $2 \times 10^{16}$  through  $5 \times 10^{19}$  atoms/cm<sup>3</sup>. In this specification, the concentration of the impurity element to provide the "n" type contained in the impurity regions 16017 through 16019 formed herein is expressed in terms of (n<sup>-</sup>). The impurity region 16019 is a semiconductor layer to form a holding capacitance of the pixel portion, and phosphorus (P) is doped at the same concentration. (See FIG. 35(A)). Thereafter, the resist masks 16013 through 16016 are removed.

[0266] Next, after the mask layer 16008 is removed by fluorine, a process for activating the impurity elements doped in FIG. 34(D) and FIG. 35(A) is carried out. Activation can be carried out by a thermal treatment at 500 through 600°C in a nitrogen atmosphere for one through four hours or by a laser activation method. Further, both may be concurrently performed. In this embodiment, the laser activation method is employed. A KrF excimer laser beam (wavelength: 248nm) is employed as a laser beam. In the embodiment, the laser beam is processed to be a linear beam, and a scanning is carried out with an oscillation frequency of 5 through 50Hz, an energy density of 100 through 500mJ/cm<sup>2</sup>, and the overlapping ratio of the linear beam of 80 through 98%, whereby the entire surface on which the island-like semiconductor layer is formed is scanned in the abovementioned conditions. Also, the irradiation conditions of the laser beam do not have any limitation, and they may be adequately determined.

[0267] And, the gate insulation layer 16020 is formed by an insulation film containing silicon by the plasma CVD method or the sputtering method, so as to become 10 through 50nm thick. For example, a silicon nitride oxide layer is formed to be 120nm thick. An insulation film containing other silicon may be formed of a single layer or a laminated structure as the gate insulation layer. (See FIG. 35(B)).

[0268] Next, the first conductive layer is formed in order to form the gate electrode. Although the first conductive layer may be formed of a single layer, a laminated structure of two layers or three layers may be employed as necessary. In the embodiment, a conductive layer (A) 16021 made of a conductive metal nitride layer and another conductive layer (B) 16022 made of a metallic layer are laminated. The conductive layer (B) 16022 may be formed of any element selected from tantalum (Ta), titanium (Ti), molybdenum (Mo), and tungsten (W), or an alloy mainly composed of the abovementioned elements, or an alloy layer in which the abovementioned elements are combined (represented by an Mo-W alloy layer or Mo-Ta alloy layer), and the conductive layer (A) 16021 may be formed of tantalum nitride (TaN), tungsten nitride (WN), titanium nitride (TiN), or molybdenum nitride (MoN). Further, the conductive layer (A) may use tungsten silicide, titanium silicide, or molybdenum silicide as substitutes. As regards the conductive layer (B) 16022, it is better that the impurity concentration contained therein is decreased in view of reducing the resistance. In particular, where the oxygen concentration is reduced to 30ppm or less, better results can be obtained. For example, if the oxygen concentration of tungsten (W) is reduced to 30ppm or less, a relative resistance value of  $20 \mu\Omega$  or less can be achieved.

[0269] It is better that the conductive layer (A) 16021 is made 10 through 50nm thick (preferably 20 through 30nm thick), and the conductive layer (B) 16022 is made 200 through 400nm thick (preferably 250 through 350nm thick). In the embodiment, a tantalum nitride layer 50nm thick is used for the conductive layer (A) 16021, and a Ta layer 350nm thick is used for the conductive layer (B) 16022. Either is formed by the sputtering method. In forming the layers by the sputtering method, if an adequate amount of Xe and Kr is added to a gas Ar for sputtering, the internal stress of layers to be produced is lightened, thereby preventing peel-off of the layers. Also, although not being illustrated, it is effective if a silicon layer, on which phosphorus (P) is doped to be 2 through 20nm thick below the conductive layer (A) 16021, is formed. Thereby, the adhesivity of the conductive layer formed thereon can be improved, and oxidization can also be prevented. At the same time, the conductive layer (A) and conductive layer (B) can prevent a slight amount of alkali metallic elements contained to prevail on the gate insulation layer 16020. (See FIG. 35(C)).

[0270] Next, resist masks 16023 through 16027 are formed, and the gate electrodes 16028 through 16031 and capacitance wiring 16032 are formed by thoroughly etching the conductive layer (A) 16021 and conductive layer (B) 16022. The gate electrodes 16028 through 16031 and the capacitance wiring 16032 are formed so that 16028a through 16032a consisting of the conductive layer (A) and 16028b through 16032b consisting of the conductive layer (B) are integrally formed. At this time, the gate electrodes 16028 through 16030 of TFTs, which constitute the driver circuits of drivers, etc., later, are formed so as to overlap each other via a part of the impurity regions 16017 and 16018 and the gate insulation layer 16020. (See FIG. 35(D)).

[0271] Next, in order to form the source region and drain region of the "p" channel type TFT, a process for doping an impurity element to provide the "p" type is carried out. Herein, the impurity region is formed in a self-matching state by using the gate electrode 16028 as a mask. At this time, the region where the "n" channel type TFT is formed is shielded by a resist mask 16033 in advance. And, the impurity region 16034 was formed by the ion doping method using diborane ( $B_2H_6$ ). The concentration of boron (B) in this region is set to  $3 \times 10^{20}$  through  $3 \times 10^{21}$  atoms/cm<sup>3</sup>. In this specification, the concentration of the impurity element to provide the "p" type contained in the impurity region 16034 formed herein is expressed in terms of ( $p^{++}$ ) (See FIG. 36(A)).

[0272] Next, impurity regions which function as a source region and a drain region were formed in the "n" channel type TFTs. Resist masks 16035 through 16037 were formed, and impurity regions 16038 through 16042 were formed by doping impurities to provide the "n" type. This is carried out by the ion doping method using phosphine ( $PH_3$ ), and the concentration of phosphorus was determined to be  $1 \times 10^{20}$  through  $1 \times 10^{21}$  atoms/cm<sup>3</sup>. In this specification, the concentration of impurity elements to provide the "n" type contained in the impurity regions 16038 through 16042 formed herein is expressed in terms of ( $n^+$ ). (See FIG. 36(B)).

[0273] Although the impurity regions 16038 through 16042 already contain phosphorus (P) or boron (B) doped in the previous process, phosphorus is further doped at a sufficiently high concentration in comparison therewith, influences resulting from phosphorus (P) or boron (B) doped in the previous process need not to be considered. Further, the concentration of phosphorus (P) doped in the impurity region 16038 is one-half or one-third of the concentration of the boron doped in FIG. 10(A), the conductivity of the "p" type can be secured, and no adverse influence arises in the TFT characteristics.

[0274] And, a process for doping impurities to provide the "n" type to form an LDD region of the "n" channel type TFT of the pixel portion was carried out. Herein, impurity elements to provide the "n" type is doped in a self-matching state by the ion doping method while using the gate electrode 16031 as a mask. The concentration of phosphorus (P) to be doped is  $1 \times 10^{16}$  through  $5 \times 10^{18}$  atoms/cm<sup>3</sup>, wherein it is doped at a lower concentration than that of the impurity elements doped in FIG. 35, FIG.36(A) and FIG.36(B), and in fact only the impurity regions 16043 and 16044 are formed. In this specification, the concentration of impurity elements to provide the "n" type contained in the impurity regions 16043 and 16044 is expressed in terms of ( $n^-$ ). (See FIG. 36(C)).

[0275] Herein, an SiON layer, etc., may be formed to be 200nm thick as a between-layered film in order to prevent Ta of the gate electrode from peeling.

[0276] Thereafter, a thermal treatment process is performed, which activates impurity elements to provide the "n" or "p" type doped at the respective concentrations. This process can be carried out by a furnace annealing method, laser annealing method, or rapid thermal annealing method (RTA) method. Herein, the activating process was executed by the furnace annealing method. The thermal treatment is carried out with the oxygen concentration of 1ppm or less, preferably, 0.1ppm or less, in a nitrogen atmosphere at 400 through 800°C, preferably 500 through 600°C. In the embodiment, the thermal treatment process was carried out at 500°C for four hours. Further, where a substrate having a heat resisting property such as a quartz substrate is used for the substrate 16001, the thermal treatment at 800°C for one hour may be enough, and it is possible to activate the impurity elements and to better form a conjunction of the impurity region, where the corresponding impurity elements are doped, and the channel formation region. Also, where a between-layer film is formed to prevent Ta of the abovementioned gate electrode from peeling, there may be a case where this effect cannot be obtained.

[0277] In the thermal treatment, the metallic layer to form the gate electrodes 16028 through 16031 and capacitance wiring 16032 is 5 through 80nm thick from the surface, and conductive layers (C) 16028c through 16032c are formed on the surface thereof. For example, in a case where the conductive layers (B) 16028b through 16032b are made of tungsten (W), a tungsten nitride (WN) is then formed, and in a case of tantalum (Ta), a tantalum nitride (TaN) can be formed. Further, the conductive layers (C) 16028c through 16032c can be formed as well by exposing the gate electrodes 16028 through 16031 and capacitance portion 16032 in a plasma atmosphere containing nitrogen, in which nitrogen or ammonia is used. Further, a thermal treatment was executed at 300 through 450°C in an atmosphere containing hydrogen at a ratio of 3 through 100% for one to twelve hours, and a process for hydrogenating an island-shaped semiconductor layer was performed. This process is a process for terminating a dangling bond of the semiconductor layer by the thermally excited hydrogen. As another hydrogenating means, a plasma hydrogenation (using hydrogen excited by plasma) may be carried out.

[0278] Where the island-shaped semiconductor layer was produced from a non-crystalline silicon layer by a crystallizing method using a catalyst element, a slight amount of catalyst element remains in the island-shaped semiconductor layer. As a matter of course, although a TFT can be completed in such a condition, it is more preferable that the remaining catalyst element is removed from at least the channel formation region. As one of the means for removing such a catalyst element, there is a means for utilizing a gettering action by phosphorus (P). The concentration of phosphorus necessary for the gettering is equivalent to that in the impurity region ( $n^+$ ) formed in FIG. 36(B), and the catalyst element can be gettered from the channel formation regions of the "n" channel TFT and "p" channel TFT by a thermal treatment of the activating process performed herein. (See FIG. 36(D)).

[0279] The first interlayer insulation film 16045 is formed of a silicon oxide layer or a silicon nitride oxide layer at a thickness of 500 through 1500nm. After that, a contact hole is formed, which reaches the source region or drain region formed on the respective island-shaped semiconductor layer, whereby source wiring 16046 through 16049 and drain wiring 16050 through 16053 are formed. (See 37(A)). Although not being illustrated, in this embodiment, the electrode is formed of a triple laminated layer in which a Ti layer 200nm thick, an aluminum layer 500nm containing Si, and a Ti layer 100nm are continuously formed by the sputtering method.

[0280] Next, a silicon nitride layer, a silicon oxide layer or a silicon nitride oxide layer is formed at a thickness of 50 through 500nm (represented by 100 through 300nm) as a passivation layer 16054. In this embodiment, the passivation layer 16054 was made into a laminated layer consisting of a silicon nitride layer 50nm thick and a silicon oxide layer 24.5nm. In this state, if a hydrogenating process is carried out, favorable results can be obtained in view of improving the TFT characteristics. For example, it is better that a thermal treatment is carried out at 300 through 450°C in an atmosphere containing hydrogen at a ratio of 3 through 100% for one to twelve hours, or the same effect can be obtained if a plasma hydrogenating process is employed. Furthermore, herein, it is better that an open port is formed at the passivation layer 16054 at the position where a contact hole is formed to connect a pixel electrode and a drain electrode later. (See FIG. 37(A)).

[0281] After that, the second interlayer insulation film 16055 consisting of organic resin is formed to be 1.0 through 1.5 $\mu$ m. Polyimide resin, acrylic resin, polyamide resin, polyimideamide resin, BCB (benzocyclobutene), etc., may be used as the organic resin. Herein, acrylic resin of such a type as to be thermally polymerized after being coated on the substrate is used, and is burned at 250°C for formation. (See FIG. 37(B)).

[0282] In the embodiment, a black matrix is formed to be a triple structure in which a Ti layer is formed to be 100nm thick, an alloy layer consisting of Al and Ti is formed to be 300nm thick, and an additional Ti layer is formed to be 100nm thick.

[0283] Thereafter, the third interlayer insulation film 16059 consisting of organic resin is formed to be 1.0 through 1.5 $\mu$ m. As the organic resin, the resins which are the same as those for the second interlayer insulation film may be used. Herein, polyimide resin of such a type as to be thermally polymerized after being coated on the substrate is used, and is burned at 300°C for formation.

[0284] And, a contact hole which reaches the drain wiring 16053 is formed at the second interlayer insulation film 16055 and the third interlayer insulation film 16059, thereby forming a pixel electrode 16060. In a transmission type liquid crystal display device according to the invention, a transparent conductive layer such as ITO, etc., is used for pixel electrodes. (See FIG. 37(B)).

[0285] Thus, a substrate having a drive circuit TFT and pixel TFTs of the pixel portion can be completed on the same substrate. The "p" channel type TFT 16101, the first "n" channel type TFT 16102, and the second "n" channel type TFT 16103 are formed in the drive circuit, and the pixel TFT 16104 and a holding capacitance 16105 are formed in the pixel portion. (See FIG. 38). In this specification, such a substrate is called an "active matrix substrate" for convenience.

[0286] Next, on the basis of the active matrix substrate produced by the abovementioned processes, a description is given of the processes for producing a transmission type liquid crystal display device.

[0287] An alignment layer 16061 is formed on the active matrix substrate which is in the state shown in FIG. 38. In the embodiment, the alignment layer 16061 is made of polyimide resin. Next, a counter substrate is prepared. The counter substrate is composed of a glass substrate 16062, a counter electrode 16063 consisting of a transparent conductive layer, and an alignment layer 16064.

[0288] Also, in the embodiment, as an alignment layer, a polyimide resin layer was used, in which liquid crystal particles are aligned in parallel to the substrate. Further, after the alignment layer is formed, the liquid crystal particles are aligned in parallel to each other with a constant pre-tilt angle by performing a rubbing process.

[0289] Next, the active matrix substrate and counter substrate, which are finished through the abovementioned processes, are adhered to each other via a sealing material and a spacer (neither illustrated) by a publicly known cell assembling process. After that, liquid crystal is supplied between both substrates and are completely sealed up by a sealing agent (not illustrated). Thereby, a transmission type liquid crystal display device as shown in FIG. 38 can be completed.

[0290] Also, in this embodiment, the transmission type liquid crystal display device was designed so as to display in the TN (twist) mode. Therefore, a deflection plate (not illustrated) was disposed on the transmission type liquid crystal display device.

[0291] The "p" channel type TFT 16101 of the drive circuit has a channel formation region 806, source regions 807a and 807b, drain regions 808a and 808b in the island-shaped semiconductor layer 16004. The first "n" channel type TFT 16102 has a channel formed layer 809, an LCD region 810 overlapping on the gate electrode 16071 (hereinafter such an LDD region is called "Lov"), a source region 811, and a drain region 812 in the island-shaped layer 16005. The length of the Lov region in its channel lengthwise direction was determined to be 0.5 through 3.0 $\mu$ m, preferably, 1.0 through 1.5 $\mu$ m. The second "n" channel type TFT 16103 has a channel formation region 813, LDD regions 814 and

815, a source drain 816, and a drain region 817 in the island-shaped semiconductor layer 16006. In these LDD regions, the Lov region and an LDD region (hereinafter, such an LDD region is called "Loff") which does not overlap on the gate electrode 16072 are formed, wherein the length of the Loff region in the channel lengthwise direction is 0.3 through 2.0 $\mu$ m, preferably, 0.5 through 1.5 $\mu$ m. The pixel TFT 16104 has channel-formation regions 818 and 819, Loff regions 820 through 823, and source regions or drains 824 through 826 in the island-shaped semiconductor layer 16007. The length of the Loff region in the channel lengthwise direction is 0.5 through 3.0 $\mu$ m, preferably, 1.5 through 2.5 $\mu$ m. Further, an offset region (not illustrated) is formed between the channel formation regions 818 and 819 of the pixel TFT 16104 and the Loff regions 802 through 823 being the LDD regions of the pixel TFT. Still further, the holding capacitance 805 consists of capacitance wiring 16074, an insulation layer composed of the gate insulation layer 16020, a semiconductor layer 827 which is connected to the drain region 826 of the pixel TFT 16073 and to which an impurity element to provide the "n" type is doped. In FIG. 38, although the pixel TFT is composed of a double gate structure, a single gate structure may be acceptable, and a multi-gate structure in which a plurality of gate electrodes are provided may also be acceptable.

[0292] As described above, in the embodiment, the structure of TFTs which constitute the respective circuits can be optimized in compliance with the specification which the pixel TFTs and driver request, wherein it becomes possible to improve the operation performance and reliability of a liquid crystal display device.

[0293] In the embodiment, a description was given of the transmission type liquid crystal display device. However, a liquid crystal display device in which the drive circuit according to the invention is not limited to the above liquid crystal display device and may be applicable to a reflection type liquid crystal display device.

[0294] Although the previous preferred embodiments are described in conjunction with liquid crystal devices, the driving circuit of the present invention is applicable for driving an EL (electroluminescence display device). Also, the fabrication methods described in the previous embodiments are applicable to the fabrication of thin film transistors for such an EL display device. Examples of the EL display device will be described in the following Embodiments 13 to 17.

#### [Embodiment 13]

[0295] Fig. 40A is a top view showing an EL display device, which was produced according to the invention of the present application. In Fig. 40A, there are shown a substrate 14010, a pixel part 14011, a driving circuit from the source 14012, and a driving circuit from the gate 14013, each driving circuit connecting to wirings 14014-14016 which reach FPC 14017 leading to external equipment.

[0296] The pixel part, preferably together with the driving circuit, is enclosed by a covering material 16000, a sealing material (or housing material) 17000, and an end-sealing material (or second sealing material) 17001.

[0297] Fig. 40B is a sectional view showing the structure of the EL display device in this Example. There is shown a substrate 14010, an underlying coating 14021, a TFT 14022 for the driving circuit, and a TFT 14023 for the pixel unit. (The TFT 14022 shown is a CMOS circuit consisting of an n-channel type TFT and a p-channel type TFT. The TFT 14023 shown is the one, which controls current to the EL element.) These TFTs may be of any known structure (top gate structure or bottom gate structure) and the methods described in the previous embodiments may be used to fabricate these TFTs.

[0298] Upon completion of TFT 14022 (for the driving circuit) and TFT 14023 (for the pixel unit), a pixel electrode 14027 is formed on the interlayer insulating film (planarizing film) 14026 made of a resin. This pixel electrode is a transparent conductive film, which is electrically connected to the drain of TFT 14023 for the pixel unit. The transparent conductive film may be formed from a compound (called ITO) of indium oxide and tin oxide or a compound of indium oxide and zinc oxide. On the pixel electrode 14027 is formed an insulating film 14028, in which is formed an opening above the pixel electrode 14027.

[0299] Subsequently, the EL layer 14029 is formed. It may be of single-layer structure or multi-layer structure by freely combining known EL materials such as injection layer, hole transport layer, light emitting layer, electron transport layer, and electron injection layer. Any known technology may be available for such structure. The EL material is either a low-molecular material or a high-molecular material (polymer). The former may be applied by vapour deposition, and the latter may be applied by a simple method such as spin coating, printing, or ink-jet method.

[0300] In this example, the EL layer is formed by vapour deposition through a shadow mask. The resulting EL layer permits each pixel to emit light differing in wavelength (red, green, and blue). This realizes the color display. Alternative systems available include the combination of color conversion layer (CCM) and color filter and the combination of white light emitting layer and color filter. Needless to say, the EL display device may be monochromatic.

[0301] On the EL layer is formed a cathode 14030. Prior to this step, it is desirable to clear moisture and oxygen as much as possible from the interface between the EL layer 14029 and the cathode 14030. This object may be achieved by forming the EL layer 14029 and the cathode 14030 consecutively in a vacuum, or by forming the EL layer 14029 in an inert atmosphere and then forming the cathode 14030 in the same atmosphere without admitting air into it. In this Example, the desired film was formed by using a film-forming apparatus of multi-chamber system (cluster tool system).

**[0302]** The multi-layer structure composed of lithium fluoride film and aluminum film is used in this Example as the cathode 14030. To be concrete, the EL layer 14029 is coated by vapour deposition with a lithium fluoride film (1 nm thick) and an aluminum film (300 nm thick) sequentially. Needless to say, the cathode 14030 may be formed from MgAg electrode which is a known cathode material. Subsequently, the cathode 14030 is connected to a wiring 14016 in the region indicated by 14031. The wiring 14016 to supply a prescribed voltage to the cathode 14030 is connected to the FPC 14017 through an electrically conductive paste material 14032.

**[0303]** The electrical connection between the cathode 14030 and the wiring 14016 in the region 14031 needs contact holes in the interlayer insulating film 14026 and the insulating film 14028. These contact holes may be formed when the interlayer insulating film 14026 undergoes etching to form the contact hole for the pixel electrode or when the insulating film 14028 undergoes etching to form the opening before the EL layer is formed. When the insulating film 14028 undergoes etching, the interlayer insulating film 14026 may be etched simultaneously. Contact holes of good shape may be formed if the interlayer insulating film 14026 and the insulating film 14028 are made of the same material.

**[0304]** Then, a passivation film 6003, a filling material 16004 and a covering material 16000 are formed so that these layers cover the EL element.

**[0305]** Furthermore, the sealing material 17000 is formed inside of the covering material 16000 and the substrate 14010 such as surrounding the EL element, and the end-sealing material 17001 is formed outside of the sealing material 17000.

**[0306]** The filling material 16004 is formed to cover the EL element and also functions as an adhesive to adhere to the covering material 16000. As the filling material 16004, PVC (polyvinyl chloride), an epoxy resin, a silicon resin, PVB (polyvinyl butyral), or EVA (ethylvinyl acetate) can be utilized. It is preferable to form a desiccant in the filling material 16004, since a moisture absorption can be maintained.

**[0307]** Also, spacers can be contained in the filling material 16004. It is preferable to use spherical spacers comprising barium oxide to maintain the moisture absorption in the spacers.

**[0308]** In the case of that the spaces are contained in the filling material, the passivation film 6003 can relieve the pressure of the spacers. Of course, the other film different from the passivation film, such as an organic resin, can be used for relieving the pressure of the spacers.

**[0309]** As the covering material 16000, a glass plate, an aluminum plate, a stainless plate, a FRP (Fiberglass-Reinforced Plastics) plate, a PVF (polyvinyl fluoride) film, a Mylar film, a polyester film or an acryl film can be used. In a case that PVB or EVA is employed as the filling material 16004, it is preferable to use an aluminum foil with a thickness of some tens of  $\mu\text{m}$  sandwiched by a PVF film or a Mylar film.

**[0310]** It is noted that the covering material 16000 should have a light transparency with accordance to a light emitting direction (a light radiation direction) from the EL element.

**[0311]** The wiring 14016 is electrically connected to FPC 14017 through the gap between the sealing material 17000 and the end-sealing material 17001, and the substrate 14010. As in the wiring 14016 explained above, other wirings 14014 and 14015 are also electrically connected to FPC 14017 under the sealing material 4018.

#### [Embodiment 14]

**[0312]** In this embodiment, another EL display device having a different structure from the embodiment 113 is explained, as shown in Figs. 41A and 41B. The same reference numerals in Fig. 41A and 41B as in Figs. 40A and 40B indicate same constitutive elements, so an explanation is omitted.

**[0313]** Fig. 41A shows a top view of the EL module in this embodiment and Fig. 41B shows a sectional view of A-A' of Fig. 41A.

**[0314]** According to Embodiment 13, the passivation film 6003 is formed to cover a surface of the EL element.

**[0315]** The filling material 16004 is formed to cover the EL element and also functions as an adhesive to adhere to the covering material 16000. As the filling material 16004, PVC (polyvinyl chloride), an epoxy resin, a silicon resin, PVB (polyvinyl butyral), or EVA (ethylvinyl acetate) can be utilized. It is preferable to form a desiccant in the filling material 16004, since a moisture absorption can be maintained.

**[0316]** Also, spacers can be contained in the filling material 16004. It is preferable to use spherical spacers comprising barium oxide to maintain the moisture absorption in the spacers.

**[0317]** In the case of that the spaces are contained in the filling material, the passivation film 6003 can relieve the pressure of the spacers. Of course, the other film different from the passivation film, such as an organic resin, can be used for relieving the pressure of the spacers.

**[0318]** As the covering material 16000, a glass plate, an aluminum plate, a stainless plate, a FRP (Fiberglass-Reinforced Plastics) plate, a PVF (polyvinyl fluoride) film, a Mylar film, a polyester film or an acryl film can be used. In a case that PVB or EVA is employed as the filling material 16004, it is preferable to use an aluminum foil with a thickness of some tens of  $\mu\text{m}$  sandwiched by a PVF film or a Mylar film.

**[0319]** It is noted that the covering material 16000 should have a light transparency with accordance to a light emitting



ting direction (a light radiation direction) from the EL element.

[0320] Next, the covering material 16000 is adhered using the filling material 3404. Then, the flame material 16001 is attached to cover side portions (exposed faces) of the filling material 16004. The flame material 16001 is adhered by the sealing material (acts as an adhesive) 16002. As the sealing material 16002, a light curable resin is preferable. Also, a thermal curable resin can be employed if a heat resistance of the EL layer is admitted. It is preferable for the sealing material 16002 not to pass moisture and oxygen. In addition, it is possible to add a desiccant inside the sealing material 16002.

[0321] The wiring 14016 is electrically connected to FPC 14017 through the gap between the sealing material 16002 and the substrate 14010. As in the wiring 14016 explained above, other wirings 14014 and 14015 are also electrically connected to FPC 14017 under the sealing material 16002.

[Embodiment 15]

[0322] In the EL display device having a structure based on the embodiment 13 or 14, the present invention can be used. In this embodiment, the structure of the pixel region in the panel is illustrated in more detail. Fig. 42 shows the cross section of the pixel region; Fig. 43A shows the top view thereof; and Fig. 43B shows the circuit pattern for the pixel region. In Fig. 42, Fig. 43A and Fig. 43B, the same reference numerals are referred to for the same parts, as being common thereto.

[0323] In Fig. 42, the switching TFT 3502 formed on the substrate 3501 is NTFT having a double gate structure. The double-gate structure of the switching TFT 3502 has substantially two TFTs as connected in series, and therefore has the advantage of reducing the off-current to pass therethrough. In this Embodiment, the switching TFT 3502 has such a double-gate structure, but is not limitative. It may have a single-gate structure or a triple-gate structure, or even any other multi-gate structure having more than three gates. As the case may be, the switching TFT 3502 may be PTFT of the invention.

[0324] The current-control TFT 3503 is NTFT of the invention. In an alternative, TFT 3503 may be PTFT. The drain wire 35 in the switching TFT 3502 is electrically connected with the gate electrode 37 in the current-control TFT, via the wire 36 therebetween. The wire indicated by 38 is a gate wire for electrically connecting the gate electrodes 39a and 39b in the switching TFT 3502.

[0325] In this Embodiment, the current-control TFT 3503 is illustrated to have a single-gate structure, but it may have a multi-gate structure with plural TFTs connected in series. In addition, plural TFTs may be connected in parallel so that the channel-forming region is substantially divided into plural sections. In the structure of that type, heat radiation can be effected efficiently. The structure is advantageous for protecting the device with it from thermal deterioration. In order to avoid a problem of hot carriers in TFT 3503, it is preferable to provide an LDD region which is at least partly overlapped with a gate electrode.

[0326] As in Fig. 43A, the wire to be the gate electrode 37 in the current-control TFT 3503 overlaps with the drain wire 40 therein in the region indicated by 3504, via an insulating film therebetween. In this state, the region indicated by 3504 forms a capacitor. The capacitor 3504 functions to retain the voltage applied to the gate in the current-control TFT 3503. The drain wire 40 is connected with the current supply line (power line) 3506, from which a constant voltage is all the time applied to the drain wire 40.

[0327] On the switching TFT 3502 and the current-control TFT 3503, formed is a first passivation film 41. On the film 41, formed is a planarizing film 42 of an insulating resin. It is extremely important that the difference in level of the layered parts in TFT is removed through planarization with the planarizing film 42. This is because the EL layer to be formed on the previously formed layers in the later step is extremely thin, and if there exist a difference in level of the previously formed layers, the EL device will be often troubled by light emission failure. Accordingly, it is desirable to previously planarize as much as possible the previously formed layers before the formation of the pixel electrode thereon so that the EL layer could be formed on the planarized surface.

[0328] The reference numeral 43 indicates a pixel electrode (a cathode in the EL device) of an electroconductive film with high reflectivity. The pixel electrode 43 is electrically connected with the drain in the current-control TFT 3503. It is preferable that the pixel electrode 43 is of a low-resistance electroconductive film of an aluminium alloy, a copper alloy or a silver alloy, or of a laminate of those films. Needless-to-say, the pixel electrode 43 may have a laminate structure with any other electroconductive films.

[0329] In the recess (this corresponds to the pixel) formed between the banks 44a and 44b of an insulating film (preferably of a resin), the light-emitting layer 45 is formed. In the illustrated structure, only one pixel is shown, but plural light-emitting layers could be separately formed in different pixels, corresponding to different colors of R (red), G (green) and B (blue). The organic EL material for the light-emitting layer may be any  $\pi$ -conjugated polymer material. Typical polymer materials usable herein include polyparaphenylenevinylene (PVV) materials, polyvinylcarbazole (PVK) materials, polyfluorene materials, etc.

[0330] Various types of PVV-type organic EL materials are known, such as those disclosed in [H. Shenk, H.



Becker, O. Gelsen, E. Klunge, W. Kreuder, and H. Spreitzer; Polymers for Light Emitting Diodes, Euro Display Proceedings, 1999, pp. 33-37[] and in Japanese Patent Laid-Open No. 92576/1998. Any of such known materials are usable herein.

[0331] Concretely, cyanopolyphenylenevinylens may be used for red-emitting layers; polyphenylenevinylens may be for green-emitting layers; and polyphenylenevinylens or polyalkylphenylens may be for blue-emitting layers. The thickness of the film for the light-emitting layers may fall between 30 and 150 nm (preferably between 40 and 100 nm).

[0332] These compounds mentioned above are referred to merely for examples of organic EL materials employable herein and are not limitative at all. The light-emitting layer may be combined with a charge transportation layer or a charge injection layer in any desired manner to form the intended EL layer (this is for light emission and for carrier transfer for light emission).

[0333] Specifically, this Embodiment is to demonstrate the embodiment of using polymer materials to form light-emitting layers, which, however, is not limitative. Apart from this, low-molecular organic EL materials may also be used for light-emitting layers. For charge transportation layers and charge injection layers, further employable are inorganic materials such as silicon carbide, etc. Various organic EL materials and inorganic materials for those layers are known, any of which are usable herein.

[0334] In this Embodiment, a hole injection layer 46 of PEDOT (polythiophene) or PAni (polyaniline) is formed on the light-emitting layer 45 to give a laminate structure for the EL layer. On the hole injection layer 46, formed is an anode 47 of a transparent electroconductive film. In this Embodiment, the light having been emitted by the light-emitting layer 45 radiates therefrom in the direction toward the top surface (that is, in the upward direction of TFT). Therefore, in this, the anode must transmit light. For the transparent electroconductive film for the anode, usable are compounds of indium oxide and tin oxide, and compounds of indium oxide and zinc oxide. However, since the anode is formed after the light-emitting layer and the hole injection layer having poor heat resistance have been formed, it is preferable that the transparent electroconductive film for the anode is of a material capable of being formed into a film at as low as possible temperatures.

[0335] When the anode 47 is formed, the EL device 3505 is finished. The EL device 3505 thus fabricated herein indicates a capacitor comprising the pixel electrode (cathode) 43, the light-emitting layer 45, the hole injection layer 46 and the anode 47. As in Fig. 43A, the region of the pixel electrode 43 is nearly the same as the area of the pixel. Therefore, in this, the entire pixel functions as the EL device. Accordingly, the light utility efficiency of the EL device fabricated herein is high, and the device can display bright images.

[0336] In this Embodiment, a second passivation film 48 is formed on the anode 47. For the second passivation film 48, preferably used is a silicon nitride film or a silicon oxynitride film. The object of the film 48 is to insulate the EL device from the outward environment. The film 48 has the function of preventing the organic EL material from being degraded through oxidation and has the function of preventing it from degassing. With the second passivation film 48 of that type, the reliability of the EL display device is improved.

[0337] As described hereinabove, the EL display panel of the invention fabricated in this Embodiment has a pixel region for the pixel having the constitution as in Fig. 42, and has the switching TFT through which the off-current to pass is very small to a satisfactory degree, and the current-control TFT resistant to hot carrier injection. Accordingly, the EL display panel fabricated herein has high reliability and can display good images.

[0338] Incorporating the EL display panel of this Embodiment into the electronic appliances shown in Figs. 24(A) to 24(E) as its display part is advantageous.

#### [Embodiment 16]

[0339] This Embodiment is to demonstrate a modification of the EL display panel of Embodiment 15, in which the EL device 3505 in the pixel region has a reversed structure. For this Embodiment, referred to is Fig. 44. The constitution of the EL display panel of this Embodiment differs from that illustrated in Fig. 43A only in the EL device part and the current-control TFT part. Therefore, the description of the other parts except those different parts is omitted herein.

[0340] In Fig. 44, the current-control TFT 3701 may be PTFT of the invention. The TFTs may be fabricated by any method of the previous embodiments.

[0341] In this Embodiment, the pixel electrode (anode) 50 is of a transparent electroconductive film. Concretely, used is an electroconductive film of a compound of indium oxide and zinc oxide. Needless-to-say, also usable is an electroconductive film of a compound of indium oxide and tin oxide.

[0342] After the banks 51a and 51b of an insulating film have been formed, a light-emitting layer 52 of polyvinylcarbazole is formed between them in a solution coating method. On the light-emitting layer 52, formed are an electron injection layer 53 of acetylacetonatopotassium (hereinafter acacK), and a cathode 54 of an aluminium alloy. In this case, the cathode 54 serves also as a passivation film. Thus is fabricated the EL device 3701.

[0343] In this Embodiment, the light having been emitted by the light-emitting layer 52 radiates in the direction toward the substrate with TFT formed thereon, as in the direction of the arrow illustrated.

[0344] Incorporating the EL display panel of this Embodiment into the electronic appliance of Figs. 24(A) to 24(E) as its display part is advantageous. An entire structure of the display may be the same as that shown in Figs. 33(A) and (B) or Figs. 34(A) and (B). Therefore, the same description is omitted.

#### 5 [Embodiment 17]

[0345] This Embodiment is to demonstrate modifications of the pixel with the circuit pattern of Fig. 43B. The modifications are as in Fig. 45A to Fig. 45C. In this Embodiment illustrated in those Fig. 45A to Fig. 45C, 3801 indicates the source wire for the switching TFT 3802; 3803 indicates the gate wire for the switching TFT 3802; 3804 indicates a current-control TFT; 3805 indicates a capacitor; 3806 and 3808 indicate current supply lines; and 3807 indicates an EL device.

[0346] In the embodiment of Fig. 45A, the current supply line 3806 is common to the two pixels. Specifically, this embodiment is characterized in that two pixels are lineal-symmetrically formed with the current supply line 3806 being the center between them. Since the number of current supply lines can be reduced therein, this embodiment is advantageous in that the pixel pattern can be much finer and thinner.

[0347] In the embodiment of Fig. 45B, the current supply line 3808 is formed in parallel to the gate wire 3803. Specifically, in this, the current supply line 3808 is so constructed that it does not overlap with the gate wire 3803, but is not limitative. Being different from the illustrated case, the two may overlap with each other via an insulating film therebetween so far as they are of different layers. Since the current supply line 3808 and the gate wire 3803 may enjoy the common exclusive area therein, this embodiment is advantageous in that the pixel pattern can be much finer and thinner.

[0348] The structure of the embodiment of Fig. 45C is characterized in that the current supply line 3808 is formed in parallel to the gate wires 3803, like in Fig. 45B, and that two pixels are lineal-symmetrically formed with the current supply line 3808 being the center between them. In this, it is also effective to provide the current supply line 3808 in such a manner that it overlaps with any one of the gate wires 3803. Since the number of current supply lines can be reduced therein, this embodiment is advantageous in that the pixel pattern can be much finer and thinner.

#### [Embodiment 18]

[0349] The embodiment of Embodiment 15 illustrated in Fig. 43A and Fig. 43B is provided with the capacitor 3504 which acts to retain the voltage applied to the gate in the current-control TFT 3503. In the embodiment, however, the capacitor 3504 may be omitted.

[0350] In the embodiment of Embodiment 15, the current-control TFT 3503 is NTFT an LDD region which overlaps with the gate electrode via the gate-insulating film therebetween. In the overlapped region, formed is a parasitic capacitance generally referred to as a gate capacitance. The embodiment of this Embodiment is characterized in that the parasitic capacitance is positively utilized in place of the capacitor 3504.

[0351] The parasitic capacitance in question varies, depending on the area in which the gate electrode overlaps with the LDD region, and is therefore determined according to the length of the LDD region in the overlapped area.

[0352] Also in the embodiments of Embodiment 17 illustrated in Fig. 45A, Fig. 45B and Fig. 45C, the capacitor 3805 can be omitted.

[0353] Incorporating the EL display panel having the pixel structure of this Embodiment into the electronic appliance of Embodiment shown in Figs. 24(A) to 24(E) as its display part is advantageous. An entire structure of the display may be the same as that shown in Figs. 33(A) and (B) or Figs. 34(A) and (B). Therefore, the same description is omitted.

#### Claims

1. A D/A converter circuit for converting "n" bit digital data ("n": natural number) to analog signals; wherein respective bits of said "n" bit digital data control a switch and control charge and discharge of electric charges in a capacitance connected to said switch; and

analog signals are outputted with an offset voltage used as a reference potential.

2. A D/A converter circuit for converting "n" bit digital data ("n": natural number) to analog signals, which has "n" switches and "n" capacitance corresponding to the respective bits of said "n" bit digital data; wherein said "n" switches corresponding to the respective bits control charge and discharge of electric charges in said capacitances connected to each of said "n" switches; and

analog signals are outputted with an offset voltage used as a reference potential.

3. A D/A converter circuit for converting "n" bit digital data to analog signals, comprising:

a switch which is controlled by respective bits of the lower "m" bits of "n" bit digital data ("m" and "n": natural numbers, "m" < "n"), and a switch which is controlled by respective bits of the upper ("n" - "m") bits of "n" bit digital data;  
a capacitance, being a capacitance connected to each of said switches controlled by the respective bits of said lower "m" bits, which is greater by  $2^{m-1}$  times than the respective unit capacitance;  
a capacitance, being a capacitance connected to each of said switches controlled by the respective bits of said upper ("n" - "m") bits, which is greater by  $2^{n-m-1}$  times than the respective unit capacitance;  
a coupling capacitance; and  
two reset switches;  
wherein two power sources and an offset power source are connected to said D/A converter circuit;  
said switches select either one of the two power sources;  
said two reset switches control charge of electric charges into said capacitance; and  
analog signals are outputted, with the potential of said offset power source used as a reference potential, from a common connection end of a capacitance of the upper ("n" - "m") bits of said "n" bit digital video data.

4. A D/A converter circuit comprising:

a lower bit circuit portion being a lower bit circuit portion controlled by the lower "m" bit ("n" and "m": natural numbers, "m" < "n") of "n" bit digital data, and including a switch controlled by the respective bits and a capacitance connected to said switch, which has a capacitance greater by  $2^{m-1}$  times than the unit capacitance;  
an upper bit circuit portion being an upper bit circuit portion controlled by the upper ("n" - "m") bits of "n" bit digital data, and including a switch controlled by the respective bits and a capacitance connected to said switch, which has a capacitance greater by  $2^{n-m-1}$  times than the unit capacitance;  
a coupling capacitance consisting of said unit capacitance which connects said lower bit circuit portion to said upper bit circuit portion; and  
two reset switches;  
wherein two power sources and an offset power source are inputted therein,  
said two reset switches control charge of electric charges into the respective capacitances of said lower bit circuit portion and the respective capacitances of said upper bit circuit portion;  
said offset power source is inputted into a common connection end of the respective capacitances of said upper bit circuit portion;  
said respective switches of said lower bit circuit portion select either one of said two power sources in compliance with said bit information, and control charge and discharge of electric charges in a capacitance connected to said respective switches;  
said respective switches of said upper bit circuit portion select either one of said two power sources in compliance with each bit information, and control charge and discharge of electric charges in a capacitance connected to said respective switches; and  
analog signals are outputted, with the potential of said offset power source used as a reference potential, from said common connection end of said upper bit circuit portion.

5. A D/A converter circuit comprising:

a lower bit circuit portion being a lower bit circuit portion controlled by the lower "m" bit ("n" and "m": natural numbers, "m" < "n") of "n" bit digital data, and including a switch controlled by the respective bits and capacitance connected to said switch, which has capacitance greater by  $2^{m-1}$  times than the unit capacitance;  
an upper bit circuit portion being an upper bit circuit portion controlled by the upper ("n" - "m") bits of "n" bit digital data, and including a switch controlled by the respective bits and capacitance connected to said switch, which has capacitance greater by  $2^{n-m-1}$  times than the unit capacitance;  
a coupling capacitance consisting of said unit capacitance which connects said lower bit circuit portion to said upper bit circuit portion; and  
two reset switches;  
wherein two power sources  $V_H$  and  $V_L$  and an offset power source  $V_B$  are inputted therein;  
said offset power source  $V_B$  is inputted into a common connection end of the respective capacitances of said upper bit circuit portion; and

the output voltage  $V_{OUT}$  outputted from said common connection end is expressed in terms of expressions (6a), (6b), (7) and (8).

6. An electronic device having an active matrix display device, said display device having a D/A converter circuit for converting "n" bit digital data ("n": natural number) to analog signals; wherein respective bits of said "n" bit digital data control a switch and control charge and discharge of electric charges in a capacitance connected to said switch; and

analog signals are outputted with an offset voltage used as a reference potential.

7. An electronic device having an active matrix display device, said display device having a D/A converter circuit for converting "n" bit digital data ("n": natural number) to analog signals, which has "n" switches and "n" capacitance corresponding to the respective bits of said "n" bit digital data; wherein said "n" switches corresponding to the respective bits control charge and discharge of electric charges in said capacitances connected to each of said "n" switches; and

analog signals are outputted with an offset voltage used as a reference potential.

8. An electronic device having an active matrix display device, said display device having a D/A converter circuit for converting "n" bit digital data to analog signals, comprising:

a switch which is controlled by respective bits of the lower "m" bits of "n" bit digital data ("m" and "n": natural numbers, "m" < "n"), and a switch which is controlled by respective bits of the upper ("n" - "m") bits of "n" bit digital data;

a capacitance, being a capacitance connected to each of said switches controlled by the respective bits of said lower "m" bits, which is greater by  $2^{m-1}$  times than the respective unit capacitance;

a capacitance, being a capacitance connected to each of said switches controlled by the respective bits of said upper ("n" - "m") bits, which is greater by  $2^{n-m-1}$  times than the respective unit capacitance;

a coupling capacitance; and

two reset switches;

wherein two power sources and an offset power source are connected to said D/A converter circuit;

said switches select either one of the two power sources;

said two reset switches control charge of electric charges into said capacitance; and

analog signals are outputted, with the potential of said offset power source used as a reference potential, from a common connection end of a capacitance of the upper ("n" - "m") bits of said "n" bit digital video data.

9. An electronic device having an active matrix display device, said display device having a D/A converter circuit comprising:

a lower bit circuit portion being a lower bit circuit portion controlled by the lower "m" bit ("n" and "m": natural numbers, "m" < "n") of "n" bit digital data, and including a switch controlled by the respective bits and a capacitance connected to said switch, which has a capacitance greater by  $2^{m-1}$  times than the unit capacitance;

an upper bit circuit portion being an upper bit circuit portion controlled by the upper ("n" - "m") bits of "n" bit digital data, and including a switch controlled by the respective bits and a capacitance connected to said switch, which has a capacitance greater by  $2^{n-m-1}$  times than the unit capacitance;

a coupling capacitance consisting of said unit capacitance which connects said lower bit circuit portion to said upper bit circuit portion; and

two reset switches;

wherein two power sources and an offset power source are inputted therein,

said two reset switches control charge of electric charges into the respective capacitances of said lower bit circuit portion and the respective capacitances of said upper bit circuit portion;

said offset power source is inputted into a common connection end of the respective capacitances of said upper bit circuit portion;

said respective switches of said lower bit circuit portion select either one of said two power sources in compliance with said bit information, and control charge and discharge of electric charges in a capacitance connected to said respective switches;

said respective switches of said upper bit circuit portion select either one of said two power sources in compliance with each bit information, and control charge and discharge of electric charges in a capacitance con-

nected to said respective switches; and

analog signals are outputted, with the potential of said offset power source used as a reference potential, from said common connection end of said upper bit circuit portion.

- 5 10. An electronic device having an active matrix display device, said display device having a D/A converter circuit comprising:

a lower bit circuit portion being a lower bit circuit portion controlled by the lower "m" bit ("n" and "m": natural numbers, "m" < "n") of "n" bit digital data, and including a switch controlled by the respective bits and capacitance connected to said switch, which has capacitance greater by  $2^{m-1}$  times than the unit capacitance;

10 an upper bit circuit portion being an upper bit circuit portion controlled by the upper ("n"- "m") bits of "n" bit digital data, and including a switch controlled by the respective bits and capacitance connected to said switch, which has capacitance greater by  $2^{n-m-1}$  times than the unit capacitance;

15 a coupling capacitance consisting of said unit capacitance which connects said lower bit circuit portion to said upper bit circuit portion; and

two reset switches;

wherein two power sources  $V_H$  and  $V_L$  and an offset power source  $V_B$  are inputted therein;

said offset power source  $V_B$  is inputted into a common connection end of the respective capacitances of said upper bit circuit portion; and

20 the output voltage  $V_{OUT}$  outputted from said common connection end is expressed in terms of expressions (6a), (6b), (7) and (8).

11. The electronic device according to claim 6 wherein said display is an organic electro luminescence display device.

- 25 12. The electronic device according to claim 6 wherein said electronic device is a projector.

13. The electronic device according to claim 6 wherein said electronic device is a cellular phone.

14. The electronic device according to claim 6 wherein said electronic device is a video camera.

- 30 15. The electronic device according to claim 6 wherein said electronic device is a mobile computer.

16. The electronic device according to claim 6 wherein said electronic device is a head mount display.

- 35 17. The electronic device according to claim 6 wherein said electronic device is an electronic book.

18. The electronic device according to claim 7 wherein said display is an organic electro luminescence display device.

19. The electronic device according to claim 7 wherein said electronic device is a projector.

- 40 20. The electronic device according to claim 7 wherein said electronic device is a cellular phone.

21. The electronic device according to claim 7 wherein said electronic device is a video camera.

- 45 22. The electronic device according to claim 7 wherein said electronic device is a mobile computer.

23. The electronic device according to claim 7 wherein said electronic device is a head mount display.

24. The electronic device according to claim 7 wherein said electronic device is an electronic book.

- 50 25. The electronic device according to claim 8 wherein said display is an organic electro luminescence display device.

26. The electronic device according to claim 8 wherein said electronic device is a projector.

- 55 27. The electronic device according to claim 8 wherein said electronic device is a cellular phone.

28. The electronic device according to claim 8 wherein said electronic device is a video camera.

29. The electronic device according to claim 8 wherein said electronic device is a mobile computer.

30. The electronic device according to claim 8 wherein said electronic device is a head mount display.

5 31. The electronic device according to claim 8 wherein said electronic device is an electronic book.

32. The electronic device according to claim 9 wherein said display is an organic electro luminescence display device.

33. The electronic device according to claim 9 wherein said electronic device is a projector.

10

34. The electronic device according to claim 9 wherein said electronic device is a cellular phone.

35. The electronic device according to claim 9 wherein said electronic device is a video camera.

15 36. The electronic device according to claim 9 wherein said electronic device is a mobile computer.

37. The electronic device according to claim 9 wherein said electronic device is a head mount display.

38. The electronic device according to claim 9 wherein said electronic device is an electronic book.

20

39. The electronic device according to claim 10 wherein said display is an organic electro luminescence display device.

40. The electronic device according to claim 10 wherein said electronic device is a projector.

25 41. The electronic device according to claim 10 wherein said electronic device is a cellular phone.

42. The electronic device according to claim 10 wherein said electronic device is a video camera.

43. The electronic device according to claim 10 wherein said electronic device is a mobile computer.

30

44. The electronic device according to claim 10 wherein said electronic device is a head mount display.

45. The electronic device according to claim 10 wherein said electronic device is an electronic book.

35


40

45

50

55

Fig. 1






Fig. 2(A)

After reset period




Fig. 2(B)

During data writing period





Fig. 2(C)



Fig. 3






Fig. 4(A) After reset period




Fig. 4(B) During data writing period




Fig. 4(C)

Fig. 5




Fig. 6




Fig. 7





Fig. 8






Fig. 9(A)

level shifter (L.S.)




Fig. 9(B)

analog switch




Fig. 10(A)




Fig. 10(B)



Fig. 11




Fig. 12(A)




Fig. 12(B)




Fig. 12(C)




Fig. 12(D)





Fig. 12(E)







Fig. 13(A)



4013 - 4020 : porous anodic oxide film

4021 - 4024: non-porous anodic oxide film

Fig. 13(B)










Fig. 13(C)












Fig. 17(A)




Fig. 17(B)




Fig. 17(C)




Fig. 17(D)




Fig. 18(A)





Fig. 18(B) crystallization step












Fig. 20(A)




Fig. 20(B)






Fig. 21



- |                           |   |
|---------------------------|---|
| 8001 substrate            | 8007 low concentration impurity region (LDD region) |
| 8002 silicon oxide film   | 8008 channel forming region                         |
| 8003 gate electrode       | 8009 channel protection film                        |
| 8004 gate insulating film | 8010 interlayer insulating film                     |
| 8005 source region        | 8011 source electrode                               |
| 8006 drain region         | 8012 drain electrode                                |

Fig. 22



- |                             |   |
|-----------------------------|---|
| 9001 substrate              | 9008 low concentration impurity region (LDD region) |
| 9002 silicon oxide film     | 9009 channel forming region                         |
| 9003 gate electrode         | 9010 channel protection film                        |
| 9004 benzocyclobutane (BCB) | 9011 interlayer insulating film                     |
| 9005 silicon nitride        | 9012 source electrode                               |
| 9006 source region          | 9013 drain electrode                                |
| 9007 drain region           |   |




Fig. 23(A)




Fig. 23(B)




Fig. 24(A)




Fig. 24(B)




Fig. 24(C)




Fig. 24(D)




Fig. 24(E)







Fig. 25 Prior Art



**Fig. 26(A)** Immediately after reset period  
Prior Art



**Fig. 26(B)** During data writing period  
Prior Art



**Fig. 26(C)**




Fig. 27 Prior Art






Fig. 28 Prior Art




Fig. 29




Fig. 30




Fig. 31




Fig. 32




Fig. 33

Fig. 34(A) amorphous semiconductor film forming process




Fig. 34(B) crystallization process




Fig. 34(C) mask layer forming process





Fig. 34(D) channel doping process






Fig. 35 (A)




Fig. 35 (B)




Fig. 35 (C)




Fig. 35 (D)

Fig. 36(A) p++ doping process




Fig. 36(B) n+ doping process




Fig. 36(C) n- doping process




Fig. 36(D)




Fig. 37(A)





Fig. 37(B)








Fig. 38




Fig. 39




Fig. 40 A




Fig. 40 B




Fig. 4/ A




Fig. 4/ B




Fig. 42




Fig. 43 A




Fig. 43 B




Fig. 44




Fig. 45 A




Fig. 45 B




Fig. 45C